FinFET circuit design

Nanoelectronic Circuit Design

Volumn , Issue , 2011, Pages 23-54

  Mishra, Prateek ^a   Muttreja, Anish ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b NVIDIA   (United States)

Author keywords

Circuit design; FinFETs; Layout; Leakage power; Power optimization

Indexed keywords

EID: 84890242878     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4419-7609-3_2     Document Type: Chapter

References (24)

1. T.-J. King, "FinFETs for nanoscale CMOS digital integrated circuits, " in Proc. Int. Conf. Computer-Aided Design, Nov. 2005, pp. 207-210.
2. K. Bernstein, C.-T. Chuang, R.V. Joshi, and R. Puri, "Design and CAD challenges in sub-90 nm CMOS technologies, " in Proc. Int. Conf. Computer-Aided Design, Nov. 2003, pp. 129-136.
3. P. Mishra and N.K. Jha, "Low-power FinFET circuit synthesis using surface orientation optimization, " in Proc. Design Automation and Test in Europe, Mar. 2010, pp. 311-314.
4. A. Muttreja, N. Agarwal, and N.K. Jha, "CMOS logic design with independent gate FinFETs, " in Proc. Int. Conf. Computer Design, Oct. 2007, pp. 560-567.
5. J.G. Fossum et al., "A process/physics-based compact model for nanoclassical CMOS device and circuit design, " IEEE J. Solid-State Electron., 48:919-926, June 2004.
6. J.H. Choi, J. Murthy, and K. Roy, "The effect of process variation on device temperatures in FinFET circuits, " in Proc. Int. Conf. Computer-Aided Design, Nov. 2007, pp. 747-751.
7. A. Muttreja, P. Mishra, and N.K. Jha, "Threshold voltage control through multiple supply voltages for power-efficient interconnects, " in Proc. Int. Conf. VLSI Design, Jan. 2008, pp. 220-227.
8. V.P. Trivedi, J.G. Fossum, and W. Zhang, "Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra thin devices, " Solid State Electron., 1(1):170-178, Dec. 2007.
9. W. Zhao and Y. Cao, "New generation of predictive technology model for sub-45 nm design exploration, " in Proc. Int. Symp. Quality of Electronic Design, May 2006, pp. 585-590.
10. W. Zhao and Y. Cao, "Predictive technology model for nano-CMOS design exploration, " ACM J. Emerg. Technol. Comput. Syst., 3(1):1-17, Apr. 2007.
11. K. Usami and M. Horowitz, "Clustered voltage scaling for low-power design, " in Proc. Int. Symp. on Low-Power Electronics and Design, Aug. 1995, pp. 3-8.
12. K. Usami et al., "Automated low-power technique exploiting multiple supply voltages applied to media processor, " IEEE J. Solid-State Circuits, 33(3):463-472, Mar. 1998.
13. A. Diril et al., "Level-shifter free design of low-power dual supply voltage CMOS circuits using dual threshold voltages, " IEEE Trans. VLSI Syst., 13(3):1103-1107, Sep. 2005.
14. L. Chang et al., "Gate length scaling and threshold voltage control of double-gate MOSFETs, " in Proc. Int. Electronic Device Meeting, Dec. 2000, pp. 719-722.
15. D. Sylvester and K. Keutzer, "Getting to the bottom of deep sub-micron, " in Proc. Int. Conf. on Computer-Aided Design, Nov. 1998, pp. 203-211.
16. th assignment, " in Proc. Int. Symp. on Low-Power Electronics and Design, Aug. 2005, pp.149-154.
17. P. Mishra, A. Muttreja, and N.K. Jha, "Low-power FinFET circuit synthesis using multiple supply and threshold voltages, " ACM J. Emerg. Tech. Comput. Syst., 5(2):1-23, Jul. 2009.
18. K. Roy et al., "Double-gate SOI devices for low-power and high-performance applications, " in Proc. Int. Conf. on Computer-Aided Design, Nov. 2005, pp. 217-224.
19. J.M. Rabaey, Digital Integrated Circuits: A Design Perspective, Englewood Cliffs, NJ: Prentice-Hall, 1996.
20. T. Cakici, A. Bansal, and K. Roy, "A low-power four transistor Schmitt trigger for asymmetric double gate fully depleted SOI devices, " in Proc. IEEE Int. SOI Conf., Sep. 2003, pp. 21-22.
21. S.A. Tawfik and V. Kursun, "Low-power and compact sequential circuits with independentgate FinFETs, " IEEE Trans. Electron Dev., 55(1):60-70, Jan. 2008.
22. S.A. Tawfik and V. Kursun, "High-speed FinFET domino logic circuits with independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise, " in Proc. Int. Conf. on Microelectronics, Dec. 2007, pp. 175-178.
23. M. Alioto, "Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells, " IEEE Trans. VLSI Syst., 18(2):1-12, Feb. 2010.
24. M. Dunga et al. "BSIM-MG: A versatile multi-gate FET model for mixed signal design, " in Proc. Int. Symp. VLSI Technology, Jun. 2007, pp. 60-61.