Non-intrusive NoC DFS for soft real-time multimedia applications

Proceedings - 16th Euromicro Conference on Digital System Design, DSD 2013

Volumn , Issue , 2013, Pages 60-63

  Grammatikakis, Miltos D ^a   Papagrigoriou, Antonis ^a   Petrakis, Polydoros ^a   Kornaros, George ^a,b  

^a TECHNOLOGICAL EDUCATIONAL INSTITUTE OF CRETE   (Greece)

^b TECHNICAL UNIVERSITY OF CRETE   (Greece)

Author keywords

Dynamic power management; Frequency scaling; Multimedia; NoC; Real time; Shared memory

Indexed keywords

DYNAMIC POWER MANAGEMENT; FREQUENCY-SCALING; MULTIMEDIA; NOC; REAL-TIME; SHARED MEMORY;

MICROPROCESSOR CHIPS; SOFTWARE ARCHITECTURE; SYSTEMS ANALYSIS;

ROUTERS;

EID: 84890089565     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2013.140     Document Type: Conference Paper

References (19)

1. ARM Cortex-A9 Technical Reference Manual (Appendix B: Cycle Timings), 2012, available from http://www.arm.com
2. N. Banerjee, P. Vellanki, and K.S. Chatha, "A power and performance model for network-on-chip architectures", in Proc. Design Automation and Test in Europe Conf., 2004, pp. 1250-1255.
3. N. Eisley and L. Peh, "High-level power analysis for on-chip networks", in Proc. Compilers, Arch. & Synth. for Emb. Syst., 2004, pp. 104-115.
4. J. Hu and R. Marculescu, "Energy-performance aware mapping for regular NoC architectures", IEEE Trans. on CAD of Integr. Circ. and Syst., 24(4), 2005, pp. 551-562.
5. International Technology Roadmap for Semiconductors, 2011, available from www.itrs.net/links/2011ITRS/2011Chapters/2011Design.pdf
6. S.E. Lee and N. Bagherzadeh, "A high level power model for NoC router", Comput. Electr. Eng., 35 (6), 2009, pp. 837-845.
7. A. Lungu, P. Bose, D.J. Sorin, S. German, and G. Janssen, "Multicore power management: ensuring robustness via early-stage formal verification", in Proc. Formal Methods and Models for Codesign, 2009, pp. 78-87.
8. A.K. Mishra, S. Srikantaiah, M. Kandemir, and C.R. Das, "CPM in CMPs: coordinated power management in chip-multiprocessors", in Proc. Conf. High Perf. Comp. Network Storage Analysis (SC), pp. 1-12.
9. Murali, S. and De Micheli, G., "Bandwidth-constrained mapping of cores onto NoC architectures", in Proc. Design, Automation & Test in Europe Conf., 2004, pp. 896-901.
10. Murali, S. and De Micheli, G., "SUNMAP: A tool for automatic topology selection and generation for NoC", in Proc. Design Automation Conf., 2004, pp. 914-919.
11. L. Ost, G. Guindani, F.G. Moraes, L.S. Indrusiak, and S. Määttä, "Exploring NoC-based MPSoC design space with power estimation models", IEEE Trans. Design & Test of Comp., 28 (2), 2011, pp. 16-29.
12. F. Pellegrini and J. Roman, "Scotch: A software package for static mapping by dual recursive bipartitioning of process and architecture graphs", in Proc. High Perf. Comp. & Networking, 1996, pp. 493-498.
13. T. Raupp da Rosa, V. Larréa, N. Calazans, F.G. Moraes, "Power consumption reduction in MPSoCs through DFS", in Proc. Int. Symp. Integr. Circ. and Syst. Design, 2012, pp. 1-6.
14. Scotch, available from http://www.labri.fr/perso/pelegrin/scotch/
15. E. van der Tol and E. Jaspers, "Mapping of mpeg-4 decoding on a flexible architecture platform", in Proc. SPIE Int. Soc. Opt. Eng., 2002, vol. 4674, pp. 1-13.
16. H. Wang, X. Zhu, L. Peh and S. Malik, "Orion: a power-performance simulator for interconnection networks", in Proc. Int. Symp. Microarchitecture, 2002, pp. 294-305.
17. H. Wang, L. Peh, and S. Malik. "Power model for routers: Alpha 21364 and infiniband routers", IEEE Micro, 24(1), 2003, pp. 26-35.
18. T. Ye, L. Benini and G. De Micheli, "Packetization and routing analysis of on-chip multiprocessor networks", J. Syst. Arch., 50, 2004, pp 50-81.
19. T. Ye, L. Benini, and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers", in Proc. Design Automation Conf., 2002, pp. 524-529.