Power consumption reduction in MPSoCs through DFS

Proceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design

Volumn , Issue , 2012, Pages

  Da Rosa, Thiago Raupp ^a   Larréa, Vivian ^a   Calazans, Ney ^a   Moraes, Fernando Gehm ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

DFS; MPSoC; NoC; Power management

Indexed keywords

BUFFER STORAGE; DYNAMIC FREQUENCY SCALING; ECONOMIC AND SOCIAL EFFECTS; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; MULTIPROCESSING SYSTEMS; POWER MANAGEMENT; ROUTERS; SYSTEMS ANALYSIS; VOLTAGE SCALING;

DYNAMIC VOLTAGE AND FREQUENCY SCALING; EXECUTED INSTRUCTIONS; LOW ENERGY CONSUMPTION; MPSOC; OPERATING FREQUENCY; POWER CONSUMPTION REDUCTION; POWER MANAGEMENT TECHNIQUES; SYNTHETIC APPLICATION;

NETWORK-ON-CHIP;

EID: 85087246018     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/sbcci.2012.6344429     Document Type: Conference Paper

References (16)

1. Herbert, S.; Marculescu, D. "Variation-aware dynamic voltage/frequency scaling". In: HPCA, pp. 301-312, 2009.
2. Garg, S.; Marculescu, D.; Marculescu, R.; Ogras, U."Technology- driven limits on DVTS controllability of multiple voltage-frequency island designs: A system-level perspective". In: DAC, pp. 818-821, 2009.
3. Shu, L.; Li, X. "Temperature-aware energy minimization technique through dynamic voltage frequency scaling for embedded systems". In: ICETC, pp. V2-515-V2-519, 2010.
4. Pourshaghaghi, H.R.; de Gyvez, J.P. "Dynamic voltage scaling based on supply current tracking using fuzzy Logic controller". In: ICECS, pp. 779-782, 2009.
5. Salehi, M. E.; Samadi, M.; Najibi, M.; Afzali-Kusha, A.; Pedram, M.; Fakhraie, S. M. "Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs". IEEE Transactions on Very Large Scale Integration Systems, vol.19, no.10, pp. 1931-1935, Oct. 2011.
6. Garg, S.; Marculescu, D.; Marculescu, R. "Custom Feedback control: Enabling truly scalable on-chip power management for MPSoCs," In: ISLPED, pp. 425-430, 2010.
7. Yin, A. W.; Guang, L.; Nigussie, E.; Liljeberg, P.; Isoaho, J.; Tenhunen, H. "Architectural Exploration of Per-Core DVFS for Energy-Constrained On-Chip Networks". In: DSD, pp.141-146, 2009.
8. Chabloz, J. M.; Hemani, A. "Distributed DVFS using rationally-related frequencies and discrete voltage levels". In: ISLPED, pp. 247-252, 2010.
9. Kong, J.; Choi, J.; Choi, L.; Chung, S. "Low-Cost Application-Aware DVFS for Multi-core Architecture". In: ICCIT, pp. 106-111, 2008.
10. Alimonda, A.; Carta, S.; Acquaviva, A.; Pisano, A.; Benini, L. "A Feedback-Based Approach to DVFS in Data-Flow Applcations". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 11, pp. 1691-1704, Nov. 2009.
11. Goossens, K.; She, D.; Milutinovic, A.; Molnos, A.; "Composable Dynamic Voltage and Frequency Scaling and Power Management for Dataflow Applications." In: DSD, pp. 107-114, 2010.
12. Puschini, D.; Clermidy, F.; Benoit, P.; Sassatelli, G.; Torres, L. "Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using Game Theory". In: ISVLSI, pp.375-380, 2008.
13. Gligor, M.; Fournel, N.; Petrot, F. "Adaptive Dynamic Voltage and Frequency Scaling Algorithm for Symmetric Multiprocessor Architecture". In: DSD '09, pp. 613-616, 2009.
14. Beigné, E.; Clermidy, S.; Miermont, P. "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC". In: NOCS, 2008.
15. Carara, E.A.; de Oliveira, R.P.; Calazans, N.L.V.; Moraes, F.G. "HeMPS - a framework for NoC-based MPSoC generation". In: ISCAS, pp. 1345-1348, 2009.
16. Chelcea, T.; Nowick, S. "A low latency FIFO for mixed-clock systems". In: Computer Society Workshop on VLSI, pp. 119-126, 2000.