Breaking SIMD shackles with an exposed flexible microarchitecture and the access execute PDG

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2013, Pages 341-351

  Govindaraju, Venkatraman ^a   Nowatzki, Tony ^a   Sankaralingam, Karthikeyan ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

Accelerators; Access Execute Program Dependence Graph; DySER; SIMD; Vectorization

Indexed keywords

DATA-LEVEL PARALLELISM; DYSER; MICRO ARCHITECTURES; MODERN MICROPROCESSOR; PROGRAM DEPENDENCE GRAPH; SHORT VECTORS; SIMD; VECTORIZATION;

COMPUTER ARCHITECTURE; PARALLEL ARCHITECTURES; PARTICLE ACCELERATORS;

PROGRAM COMPILERS;

EID: 84887502088     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2013.6618830     Document Type: Conference Paper

References (38)

1. "The gem5 simulator system, http://www. m5sim. org. "
2. "Slicer-compiler for dyser. http://research. cs. wisc. edu/veritcal/dysercompiler. "
3. J. R. Allen, K. Kennedy, C. Porterfield, and J. Warren, "Conversion of control dependence to data dependence," in POPL'83.
4. R. Allen and K. Kennedy, "Automatic translation of fortran programs to vector form," ACM Trans. Program. Lang. Syst. 1987.
5. A. J. C. Bik, Software Vectorization Handbook, The: Applying Intel Multimedia Extensions for Maximum Performance. Intel Press, 2004.
6. N. Clark, A. Hormati, S. Mahlke, and S. Yehia, "Scalable subgraph mapping for acyclic computation accelerators," in CASES'06.
7. J. Ferrante, K. J. Ottenstein, and J. D. Warren, "The program dependence graph and its use in optimization," ACM Trans. Program. Lang. Syst., 1987.
8. C. Gou, G. Kuzmanov, and G. Gaydadjiev, "Sams multi-layout memory: providing multiple views of data to boost simd performance," in ICS'10.
9. V. Govindaraju, C.-H. Ho, T. Nowatzki, J. Chhugani, N. Satish, K. Sankaralingam, and C. Kim, "Dyser: Unifying functionality and parallelism specialization for energy efficient computing," IEEE Micro, vol. 33, no. 5, 2012.
10. V. Govindaraju, C.-H. Ho, and K. Sankaralingam, "Dynamically specialized datapaths for energy efficient computing," in HPCA 2011.
11. S. Gupta, S. Feng, A. Ansari, S. Mahlke, and D. August, "Bundled execution of recurring traces for energy-efficient general purpose processing," in MICRO-44.
12. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor," in FCCM'97.
13. J. Holewinski, R. Ramamurthi, M. Ravishankar, N. Fauzia, L.-N. Pouchet, A. Rountev, and P. Sadayappan, "Dynamic trace-based analysis of vectorization potential of applications," SIGPLAN Not., 2012.
14. K. Kennedy and J. R. Allen, Optimizing compilers for modern architectures: a dependence-based approach. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2002.
15. S. Larsen and S. Amarasinghe, "Exploiting superword level parallelism with multimedia instruction sets," in PLDI'00.
16. Y. Lee, R. Avizienis, A. Bishara, R. Xia, D. Lockhart, C. Batten, and K. Asanovíc, "Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators," in ISCA'11.
17. S. Maleki, Y. Gao, M. J. Garzarán, T. Wong, and D. A. Padua, "An evaluation of vectorizing compilers," in PACT'11.
18. M. Mishra, T. J. Callahan, T. Chelcea, G. Venkataramani, S. C. Goldstein, and M. Budiu, "Tartan: evaluating spatial computation for whole program execution," in ASPLOS-XII.
19. J. Nickolls and W. J. Dally, "The gpu computing era," IEEE Micro, vol. 30, no. 2, Mar. 2010.
20. T. Nowatzki, M. Sartin-Tarm, L. De Carli, K. Sankaralingam, C. Estan, and B. Robatmili, "A general constraint-centric scheduling framework for spatial architectures," in PLDI 2013.
21. D. Nuzman and R. Henderson, "Multi-platform auto-vectorization, " in CGO'06.
22. D. Nuzman, I. Rosen, and A. Zaks, "Auto-vectorization of interleaved data for simd," in PLDI'06.
23. D. A. Padua and M. J. Wolfe, "Advanced compiler optimizations for supercomputers," Commun. ACM, 1986.
24. "Parboil benchmark suite, http://impact. crhc. illinois. edu/parboil. php. "
25. Y. Park, J. J. K. Park, H. Park, and S. Mahlke, "Libra: Tailoring simd execution using heterogeneous hardware and dynamic configurability," in MICRO'12.
26. Y. Park, S. Seo, H. Park, H. K. Cho, and S. Mahlke, "Simd defragmenter: efficient ilp realization on data-parallel architectures," in ASPLOS'12.
27. M. Pharr and W. R. Mark, ""ispc: A spmd compiler for highperformance cpu programming"," in InPar 2012.
28. G. Ren, P. Wu, and D. Padua, "Optimizing data permutations for simd devices," in PLDI'06.
29. K. Sankaralingam, S. W. Keckler, W. R. Mark, and D. Burger, "Universal Mechanisms for Data-Parallel Architectures," in MICRO'03: Proceedings of the 36th Annual International Symposium on Microarchitecture, December 2003, pp. 303-314.
30. M. Sartin-Tarm, T. Nowatzki, L. De Carli, K. Sankaralingam, and C. Estan, "Constraint centric scheduling guide," SIGARCH Comput. Archit. News, vol. 41, no. 2, pp. 17-21, May 2013.
31. N. Satish, C. Kim, J. Chhugani, H. Saito, R. Krishnaiyer, M. Smelyanskiy, M. Girkar, and P. Dubey, "Can traditional programming bridge the ninja performance gap for parallel computing applications?" in ISCA 2012.
32. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan, "Larrabee: a many-core x86 architecture for visual computing," in SIGGRAPH 2008.
33. J. Shin, "Introducing control flow into vectorized code," in PACT'07.
34. J. E. Smith, G. Faanes, and R. Sugumar, "Vector instruction set support for conditional operations," in ISCA'00.
35. K. Stock, L.-N. Pouchet, and P. Sadayappan, "Using machine learning to improve automatic vectorization," TACO 2012.
36. K. Trifunovic, D. Nuzman, A. Cohen, A. Zaks, and I. Rosen, "Polyhedral-model guided loop-nest auto-vectorization," in PACT'09.
37. R. v. Hanxleden and K. Kennedy, "Relaxing simd control flow constraints using loop transformations," in PLDI'92.
38. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor, "Conservation cores: reducing the energy of mature computations," in ASPLOS'10.