Dynamically specialized datapaths for energy efficient computing

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2011, Pages 503-514

  Govindaraju, Venkatraman ^a   Ho, Chen Han ^a   Sankaralingam, Karthikeyan ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT-SWITCHED NETWORKS; DATA-PATHS; ENERGY EFFICIENT COMPUTING; ENERGY REDUCTION; EXECUTED INSTRUCTIONS; GENERAL PURPOSE; GEOMETRIC MEAN; HETEROGENEOUS COMPUTATION; OUT-OF-ORDER PROCESSORS; PERFORMANCE IMPROVEMENTS; PROCESSOR PIPELINES; PROGRAMMABLE PROCESSORS; SPECIALIZED HARDWARE; TECHNOLOGY SCALING;

COMPUTER ARCHITECTURE; LOGIC DEVICES; NETWORK ARCHITECTURE; PIPELINE PROCESSING SYSTEMS; PLANT EXTRACTS; SWITCHING CIRCUITS;

ENERGY EFFICIENCY;

EID: 79955890625     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2011.5749755     Document Type: Conference Paper

References (40)

1. Semiconductor Industry Association (SIA), Process Integration, Devices, and Structures, International Roadmap for Semiconductors, 2009 edition. .
2. M. Baron. The single-chip cloud computer. Microprocessor Report, April 2010.
3. M. Bhadauria, V. M.Weaver, and S. A. McKee. Understanding PARSEC performance on contemporary CMPs. In IISWC, 2009, pages 98-107, Austin, TX.
4. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The parsec benchmark suite: Characterization and architectural implications. In PACT '08.
5. D. Burger, S. W. Keckler, K. S. McKinley, M. Dahlin, L. K. John, C. Lin, C. R. Moore, J. Burrill, R. G. McDonald, W. Yoder, and the TRIPS Team. Scaling to the end of silicon with EDGE architectures. IEEE Computer, 37(7):44-55, July 2004.
6. S. Ciricescu, R. Essick, B. Lucas, P. May, K. Moat, J. Norris, M. Schuette, and A. Saidi. The reconfigurable streaming vector processor (rsvptm). In MICRO 36, page 141, 2003.
7. N. Clark, J. Blome, M. Chu, S. Mahlke, S. Biles, and K. Flautner. An architecture framework for transparent instruction set customization in embedded processors. In ISCA '05, pages 272-283, 2005.
8. N. Clark, A. Hormati, and S. Mahlke. Veal: Virtualized execution accelerator for loops. In ISCA '08, pages 389-400, 2008.
9. N. Clark, M. Kudlur, H. Park, S. Mahlke, and K. Flautner. Application-specific processing on a general-purpose core via transparent instruction set customization. In MICRO 37, pages 30-40, 2004.
10. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. Efficiently computing static single assignment form and the control dependence graph. ACMTOPLAS, 13(4):451-490, Oct 1991.
11. V. Govindaraju, P. Djeu, K. Sankaralingam, M. Vernon, and W. R. Mark. Toward a Multicore Architecture for Real-time Ray-tracing. In MICRO '08, pages 176-187.
12. V. Govindaraju, C. Ho, and K. Sankaralingam. Design and evaluation of dynamically specialized datapaths with the dyser architecture. Technical report, The University ofWisconsin-Madison, Department of Computer Sciences.
13. G. Grohoski. Niagara-2: A highly threaded server-on-a-chip. In 18th Hot Chips Symposium, 2006.
14. T. R. Halfhill. Ambric'S New Parallel Processor - Globally Asynchronous Architecture Eases Parallel Programming. Microprocessor Report, October 2006.
15. T. R. Halfill. MathStar Challenges FPGAs. Microprocessor Report, 20(7):29-35, July 2006.
16. R. Hameed, W. Qadeer, M. Wachs, O. Azizi, A. Solomatnikov, B. C. Lee, S. Richardson, C. Kozyrakis, and M. Horowitz. Understanding sources of inefficiency in general-purpose chips. In ISCA, pages 37-47, 2010.
17. J. R. Hauser and J. Wawrzynek. Garp: A MIPS Processor with a Reconfigurable Coprocessor. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 16-18, April 1997.
18. M. Hempstead, G.-Y. Wei, and D. Brooks. Navigo: An early-stage model to study power-constrained architectures and specialization. In Workshop on Modeling, Benchmarking, and Simulation, 2009.
19. I. Hur and C. Lin. Memory prefetching using adaptive stream detection. In MICRO 39, pages 397-408.
20. A. Kejariwal, A. V. Veidenbaum, A. Nicolau, X. Tian, M. Girkar, H. Saito, and U. Banerjee. Comparative architectural characterization of SPEC CPU2000 and CPU2006 benchmarks on the intel core2 duo processor. In International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, pages 132-141.
21. D. Kim and D. Yeung. Design and evaluation of compiler algorithms for pre-execution. SIGPLAN Not., 37(10):159-170, 2002. (Pubitemid 44892231)
22. D. J. Kuck and R. A. Stokes. The burroughs scientific processor (bsp). IEEE Trans. Comput., 31:363-376, May 1982.
23. C. Lattner and V. Adve. LLVM: A compilation framework for life-long program analysis & transformation. In CGO '04, pages 75-88.
24. J. Leverich, H. Arakida, A. Solomatnikov, A. Firoozshahian, M. Horowitz, and C. Kozyrakis. Comparing memory systems for chip multiprocessors. In ISCA '07, pages 358-368.
25. S. Mahlke, D. Lin, W. Chen, R. Hank, and R. Bringmann. Effective compiler support for predicated execution using the hyperblock. In ISCA '92, pages 45-54.
26. H. Makino, Y. Tujihashi, K. Nii, C. Morishima, and Y. Hayakawa. An auto-backgate-controlled MT-CMOS circuit. In Proceedings Symposium on VLSI Circuits, pages 42-43, 1998.
27. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, , and D. A.Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News (CAN), 2005.
28. B. Mathew and A. Davis. A loop accelerator for low power embedded vliw processors. In CODES+ISSS '04, pages 6-11.
29. M. Mishra, T. J. Callahan, T. Chelcea, G. Venkataramani, S. C. Goldstein, and M. Budiu. Tartan: evaluating spatial computation for whole program execution. In ASPLOS-XII, pages 163-174.
30. Parboil benchmark suite, http://impact.crhc.illinois.edu/parboil.php.
31. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan. Larrabee: a many-core x86 architecture for visual computing. In ACM SIGGRAPH 2008, pages 18:1-18:15.
32. J. E. Smith. Decoupled access/execute computer architectures. In ISCA '82, pages 112-119, 1982.
33. SPEC CPU2006, Standard Performance Evaluation Corporation.
34. Intel streaming simd extensions 4 (sse4), http://www.intel.com/ technology/architecture-silicon/sse4-instructions/index.htm.
35. S. Subramaniam and G. H. Loh. Fire-and-forget: Load/store scheduling with no store queue at all. In MICRO 39, pages 273-284, 2006.
36. S. Swanson, K. Michelson, A. Schwerin, and M. Oskin. Wavescalar. In ISCA '03, pages 291-302.
37. M. B. Taylor et al. The RAWMicroprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, 22(2):25-35, March, 2002.
38. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. Cacti 5.1. Technical Report HPL-2008-20, HP Labs.
39. Z. A. Ye, A. Moshovos, S. Hauck, and P. Banerjee. Chimaera: a high-performance architecture with a tightly-coupled reconfigurable functional unit. In ISCA '00, pages 225-235.
40. C. B. Zilles and G. S. Sohi. Understanding the backward slices of performance degrading instructions. In ISCA '00, pages 172-181.