Introducing control flow into vectorized code

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 280-291

  Shin, Jaewook ^a  

^a ARGONNE NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; CODES (STANDARDS); CODES (SYMBOLS); DIGITAL SIGNAL PROCESSING; NEON; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; TURBO CODES; VECTORS;

AUTOMATIC GENERATION; COMPILATION TECHNIQUES; COMPLEX CONTROL FLOW; CONTROL FLOWS; CONTROL PATHS; FUNCTIONAL UNITS; INTERNATIONAL CONFERENCES; PARALLEL ARCHITECTURES; PROMISING TECHNIQUE; SIMD INSTRUCTIONS; SINGLE-INSTRUCTION MULTIPLE-DATA; VECTOR INSTRUCTIONS;

AUTOMATIC PROGRAMMING;

EID: 47849103500     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.10     Document Type: Conference Paper

References (29)

1. Jafar Adibi. Link discovery via a mutual information model: From graphs to ordered lists. In DIMACS Workshop on Applications of Order Theory to Homeland Defense and Computer Security, DIMACS Center, CoRE Building, Rutgers University, September 2004.
2. Krste Asanovic, James Beck, Tim Callahan, Jerry Feldman, Bertrand Irissou, Brian Kingsbury, Phil Kohn, John Lazzaro, Nelson Morgan, David Stoutamire, and John Wawrzynek. CNS-1 architecture specification: A connectionist network supercomputer. Technical Report TR-93-021, International Computer Science Institute, April 1993.
3. Mladen Berekovic, Hans-Joachim Stolberg, and Peter Pirsch. Implementing the MPEG-4 AS profile for streaming video on a SOC multimedia processor. In 3rd Workshop on Media and Streaming Processors, Austin, Texas, December 2001.
4. Aart J. C. Bik. The Software Vectorization Handbook. Intel Press, 2004.
5. Aart J. C. Bik, Milind Girkar, Paul M. Grey, and Xinmin Tian. Automatic intra-register vectorization for the Intel architecture. International Journal of Parallel Programming, 30(2):65-98, April 2002.
6. Gerald Cheong and Monica S. Lam. An optimizer for multimedia instruction sets. In The Second SUIF Compiler Workshop, Stanford University, August 1997.
7. Jeff Draper, Jacqueline Chame, Mary Hall, Craig Steel, Tim Barrett, Jeff LaCoss, John Granacki, Jaewook Shin, Chun Chen, Chang Woo Kang, Ihn Kim, and Gokhan Daglikoca. The architecture of the DIVA processing-in-memory chip. In Proceedings of the 16th ACM International Conference on Supercomputing, pages 26-37, June 2002.
8. Alexandre E. Eichenberger, Peng Wu, and Kevin O'Brien. Vectorization for SIMD architectures with alignment constraints. In Conference on Programming Language Design and Implementation, Washington, DC, June 2004.
9. GNU. http://ftp.gnu.org/gnu/glibc/.
10. Mary W. Hall, Jennifer M. Anderson, Saman P. Amarasinghe, Brian R. Murphy, Shih-Wei Liao, Edouard Bugnion, and Monica S. Lam. Maximizing multiprocessor performance with the SUIF compiler. Computer, 29(12):84-89, December 1996.
11. IBM. Exploiting the Dual Floating Point Units in Blue Gene/L, March 2006. http://www-1.ibm.com/support/docview.wss?uid=swg27007511.
12. Intel. Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference, 1999. Order Number 243191.
13. Ken Kennedy and Kathryn S. McKinley. Loop distribution with arbitrary control flow. In ACM/IEEE Conference on Supercomputing, pages 407-416, New York, November 1990.
14. Andreas Krall and Sylvain Lelait. Compilation techniques for multimedia processors. International Journal of Parallel Programming, 28(4):347-361, 2000.
15. Samuel Larsen and Saman Amarasinghe. Exploiting superword level parallelism with multimedia instruction sets. In Conference on Programming Language Design and Implementation, pages 145-156, Vancouver, BC, Canada, June 2000.
16. Ruby Lee. Subword parallelism with MAX-2. ACM/IEEE International Symposium on Microarchitecture, 16(4):51-59, August 1996.
17. Rainer Leupers. Code selection for media processors with SIMD instructions. In ACM/IEEE Conference on Design Automation and Test in Europe, pages 4-8, 2000.
18. Scott A. Mahlke. Exploiting Instruction-Level Parallelism in the Presence of Conditional Branches. PhD thesis, University of Illinois, Urbana, IL, September 1996.
19. Motorola. AltiVec™Technology Programming Interface Manual, June 1999. http://www.freescale.com/files/32bit/doc/ref_manual/ALTIVECPIM.pdf.
20. Motorola. AltiVec™Technology Programming Environments Manual, Rev. 3, April 2006. http://www.freescale.com/files/32bit/doc/ref_manual/ ALTIVECPEM.pdf.
21. Dorit Naishlos. Autovectorization in GCC. In The 2004 GCC Developers' Summit, pages 105-118, 2004.
22. Joseph C. H. Park and Mike Schlansker. On predicated execution, May 1991. Software and Systems Laboratory, HPL-91-58.
23. Alex Peleg, Sam Wilkie, and Uri Weiser. Intel MMX for multimedia PCs. Communications of the ACM, 40(1):24-38, 1997.
24. Jaewook Shin, Jacqueline Chame, and Mary W. Hall. Compiler-controlled caching in superword register files for multimedia extension. In International Conference on Parallel Architectures and Compilation Techniques, September 2002.
25. Jaewook Shin, Mary W. Hall, and Jacqueline Chame. Evaluating compiler technology for control-flow optimizations for multimedia extension architectures. In 6th Workshop on Media and Streaming Processors, December 2004.
26. Jaewook Shin, Mary W. Hall, and Jacqueline Chame. Superword-level parallelism in the presence of control flow. In International Symposium on Code Generation and Optimization, March 2005.
27. James E. Smith, Greg Faanes, and Rabin Sugumar. Vector instruction set support for conditional operations. In International Symposium on Computer Architecture. ACM, 2000.
28. N. Sreraman and R. Govindarajan. A vectorizing compiler for multimedia extensions. International Journal of Parallel Programming, 28(4):363-400, 2000.
29. Marc Tremblay, J. Michael O'Connor, Venkatesh Narayanan, and Liang He. Vis speeds new media processing. IEEE Micro, 16(4):10-20, August 1996.