메뉴 건너뛰기




Volumn 2003-January, Issue , 2003, Pages 11-16

Software-based self-test methodology for crosstalk faults in processors

Author keywords

Automatic test pattern generation; Automatic testing; Built in self test; Circuit faults; Circuit testing; Crosstalk; Power supplies; Temperature sensors; Timing; Voltage

Indexed keywords

AUTOMATIC PROGRAMMING; AUTOMATIC TEST PATTERN GENERATION; AUTOMATIC TESTING; COSTS; CROSSTALK; DATA COMPRESSION; ELECTRIC POTENTIAL; INTEGRATED CIRCUIT TESTING; MICROPROCESSOR CHIPS; SEMICONDUCTOR DEVICE MANUFACTURE; SOFTWARE TESTING; SYSTEM-ON-CHIP; TEMPERATURE SENSORS; TIMING CIRCUITS;

EID: 84882881385     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2003.1252468     Document Type: Conference Paper
Times cited : (6)

References (22)
  • 1
    • 0026676975 scopus 로고    scopus 로고
    • Design for testability: Using scan path techniques for path-delay test and measurement
    • B. I. Dervisoglu and G. E. Stong, "Design for testability: using scan path techniques for path-delay test and measurement", Proc. of Int. Test Conf., 1991, pp. 365-374.
    • Proc. of Int. Test Conf., 1991 , pp. 365-374
    • Dervisoglu, B.I.1    Stong, G.E.2
  • 2
    • 0002129847 scopus 로고
    • A Distributed BIST Control Scheme for Complex VLSI Devices
    • Y. Zorian, "A Distributed BIST Control Scheme for Complex VLSI Devices," Proc. of VLSI Testing Symposium, pp. 4-9, 1993.
    • (1993) Proc. Of VLSI Testing Symposium , pp. 4-9
    • Zorian, Y.1
  • 3
    • 0036443053 scopus 로고    scopus 로고
    • Generation of Low Power Dissipation and High Fault Coverage Patterns for Scan-Based BIST
    • S. Wang, "Generation of Low Power Dissipation and High Fault Coverage Patterns for Scan-Based BIST," International Test Conference, 2002, pp. 834-843.
    • International Test Conference, 2002 , pp. 834-843
    • Wang, S.1
  • 6
    • 0032306939 scopus 로고    scopus 로고
    • Native model functional test generation for processors with applications to self test and design validation
    • J. Shen and J. A. Abraham, "Native model functional test generation for processors with applications to self test and design validation," Proc. Intl. Test Conf., Oct. 1998, pp.990-999
    • Proc. Intl. Test Conf., Oct. 1998 , pp. 990-999
    • Shen, J.1    Abraham, J.A.2
  • 10
    • 0035272504 scopus 로고    scopus 로고
    • Software-Based self-testing methodology for processor cores
    • March
    • L. Chen and S. Dey, "Software-Based self-testing methodology for processor cores," IEEE Trans. Computer-Aided Design, vol.20, no.3, March 2001, pp.369-380.
    • (2001) IEEE Trans. Computer-Aided Design , vol.20 , Issue.3 , pp. 369-380
    • Chen, L.1    Dey, S.2
  • 14
  • 17
    • 0031384267 scopus 로고    scopus 로고
    • A Novel Functional Test Generation Method for Processors using Commerical ATPG
    • R. Tupuri and J. Abraham, "A Novel Functional Test Generation Method for Processors using Commerical ATPG," Proc. Intl. Test Conference, Nov. 1997, pp.743-752
    • Proc. Intl. Test Conference, Nov. 1997 , pp. 743-752
    • Tupuri, R.1    Abraham, J.2
  • 19
  • 20
    • 84944314970 scopus 로고    scopus 로고
    • Mentor Graphics Corp.
    • IC Station®, Mentor Graphics Corp.
    • IC Station®
  • 21
    • 84944337468 scopus 로고    scopus 로고
    • Mentor Graphics Corp.
    • xCalibre®, Mentor Graphics Corp.
    • xCalibre®


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.