HyAC: A Hybrid Structural SAT Based ATPG for Crosstalk

IEEE International Test Conference (TC)

Volumn , Issue , 2003, Pages 112-121

  Bai, Xiaoliang ^a   Dey, Sujit ^a   Krstić, Angela ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATIC TESTING; BOOLEAN ALGEBRA; CAPACITANCE; SPURIOUS SIGNAL NOISE; TUNING; VECTORS;

SIGNAL INTEGRITY;

CROSSTALK;

EID: 0142246956     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. C. Werner, R. Göttsche, A. Wörner and U. Ramacher, "Crosstalk Noise in Future Digital CMOS Circuits," Design, Automation and Test in Europe Conference, pp.331-335, 2001.
2. H. Kawaguchi and T. Sakurai, "Delay and Noise Formulas for Capacitively Coupled Distributed RC Lines," Proc. the Asian and South Pacific Design Automation Conference, pp.35-43, 1998.
3. K. Rahmat J. Neves, J. Lee, "Methods for calculating coupling noise in early design: a comparative analysis," Proc. International Conference on Computer Design VLSI in Computers and Processors, pp.76-81, 1998.
4. Hsiao-Ping Tseng, Scheffer, L., Sechen, C. "Timing-and crosstalk-driven area routing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20 pp 528-544, April 2001.
5. I. H-R Jiang, Y-W Chang and J-Y Jou, "Crosstalk-Driven Interconnect Optimization by Simultaneous Gate and Wire Sizing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and systems, Vol. 19, pp. 999-1010, Sept. 2000.
6. K. M. Lepak, I. Luwandi, and L. He, "Shield insertion and net ordering under explicit RLC noise constraint", Proc. of Design Automation Conference, June 2001.
7. K. T. Lee, C. Nordquist and J. A. Abraham, "Automatic test pattern generation for crosstalk glitches in digital circuits," Proc. of VLSI Test Symposium, pp. 34-39, 1998.
8. W. Y. Chen, S. K. Gupta and M.A. breuer, "Test generation in VLSI circuits for crosstalk noise," Proc. Int'l Test Conf., pp. 641-650, 1998.
9. W. Y. Chen, S. K. Gupta and M. A. Breuer, "Test generation for crosstalk-induced delay in integrated circuits," Proc. Int'l Test Conf., pp. 191-200, 1999.
10. R. Kundu and R. D. Blanton, "Timed Test Generation for Crosstalk Switch Failures in Domino CMOS Circuits," Proc. of VLSI Test Symposium, pp. 379-385 2001.
11. B. C Paul, K. Roy, "Testing Cross-Talk Induced Delay Faults in static CMOS circuit Though Dynamic Timing Analysis," International Test Conference, pp. 384-390, Oct. 2002.
12. A. Krstic, J.-J. Liou, Y.-M. Jiang and K.-T. Cheng, "Delay Testing Considering Crosstalk-Induced Effects," Proc. of International Test Conference, pp.558-567, Oct. 2001.
13. T. Larrabee, "Test pattern generation using Boolean Satisfiability," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp.4-15, Jan. 1992.
14. J. Marques-Silva and K. A. Sakallah, "GRASP- A New Search Algorithm for Satisfiability," in proc. of the International Conference on Computer-Aided Design, pp. 220-227, Nov. 1996.
15. Schulz M., Trischler E., Sarfert T., "SOCRATES: A highly efficient automatic test pattern generation system," Proc. Intl. Test Conf., pp. 1016-1026, 1987.
16. P. Chen and K. Keutzer, "Towards True Crosstalk Noise Analysis," proc. International Conference on Computer-Aided Design (ICCAD), pp. 132-137 Nov. 1999.
17. P. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "Combinational Test Generation Using Satisfiability," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 11671176, Sept. 1996.
18. P. Tafertshofer, A. Ganz, "SAT based ATPG Using Fast Justification and Propagation in the Implication Graph," IEEE International Conference on Computer-Aided Design (ICCAD), pp. 139-146, 1999.
19. Xtensa™ Microprocessor Overview Handbook, http://www.tensilica.com/xtensa_overview_handbook.pdf, Tensilica Inc, Aug. 2001.
20. J. P. Marques-Silva, K. A. Sakallah, "Boolean Satisfiability in Electronic Design Automation," in Proceedings of the Design Automation Conference, June 2000.
21. P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits," IEEE Trans. Comput., Vol. C-30, pp. 215-222, Mar. 1981.
22. L. G. e Silva, L. M. Silveira, and J. Marques-Silva, "Algorithms for solving Boolean satisfiability in combinational circuits," in Design, Automation and Test in Europe (DATE), pp. 526-530, Mar. 1999.
23. P. Tafertshofer, A. Ganz and M. Henftling, "A SAT-Based Implication Engine for Efficient ATPG, Equivalence Checking, and Optimization of Netlists," IEEE International Conference on Computer-Aided Design (ICCAD), pp. 648-655, Nov. 1997.
24. X. Bai, R. Chandra, S. Dey and P.V. Srinivas, "Noise-Aware Driver Modeling," Proc. of International Symposium on Quality Electronic Design, pp.177-182, 2003.
25. M. Abramovici, M. A. Breuer, A. D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, pp. 182-208, 1990.
26. Z. Navabi, VHDL: Analysis and modeling of digital systems, New York, McGraw-Hill 1993.
27. LeonardoSpectrum™, Mentor Graphics Corp.
28. IC Station®, Mentor Graphics Corp.
29. xCalibre®, Mentor Graphics Corp.