An input-feedforward multibit adder-less Δ-Σ Modulator for ultrasound imaging systems

IEEE Transactions on Instrumentation and Measurement

Volumn 62, Issue 8, 2013, Pages 2215-2227

  Jung, Youngjae ^a   Roh, Hyungdong ^a   Roh, Jeongjin ^a  

^a Hanyang University   (South Korea)

Author keywords

Analog to digital converter; delta sigma modulator; input feedforward architecture; switched capacitor circuit; ultrasound imaging system

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; DELTA SIGMA MODULATOR; DELTA-SIGMA ARCHITECTURE; SWITCHED CAPACITOR; SWITCHED CAPACITOR CIRCUITS; TIMING CONSTRAINTS; TIMING REQUIREMENTS; ULTRASOUND IMAGING SYSTEMS;

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CMOS INTEGRATED CIRCUITS; IMAGING SYSTEMS; TIMING CIRCUITS; ULTRASONIC IMAGING;

MODULATORS;

EID: 84880571997     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIM.2013.2253911     Document Type: Article

References (44)

1. J. Yuan, S. W. Fung, K. Y. Chan, and R. Xu, "An interpolation-based calibration architecture for pipeline ADC with nonlinear error," IEEE Trans. Instrum. Meas., vol. 61, no. 1, pp. 17-25, Jan. 2012.
2. S. Medawar, P. Ḧandel, N. Bj̈orsell, and M. Jansson, "Postcorrection of pipelined analog-digital converters based on input dependent integral nonlinearity modeling," IEEE Trans. Instrum. Meas., vol. 60, no. 10, pp. 3342-3350, Oct. 2011.
3. Texas Instruments. (2006, Oct.). ADS1610 Data Sheet [Online]. Available: http://www.ti.com
4. Analog Device, Inc. (2010, Apr.). AD9261 Data Sheet [Online]. Available: http://www.analog.com/
5. Analog Device, Inc. (2010, Feb.). AD9262 Data Sheet [Online]. Available: http://www.analog.com/
6. Texas Instruments, Inc. (2013). Medical Applications Guide [Online]. Available: http://www.ti.com/medical
7. G. D. Altinok, M. Kozak, and E. G. Friedman, "A 250 MHz delta-sigma modulator for low cost ultrasound/sonar beamforming applications," in Proc. IEEE ICECS, Dec. 2004, pp. 113-116. (Pubitemid 41551085)
8. P. Song, K. T. Tiew, Y. Lam, and L. M. Koh, "A CMOS 3.4 mW 200 MHz continuous-time delta-sigma modulator with 61.5 dB dynamic range and 5 MHz bandwidth for ultrasound application," in Proc. IEEE MWSCAS, Aug. 2007, pp. 152-155.
9. Z. Li and T. Fiez, "A 14 bit continuous-time delta-sigma A/D modulator with 2.5 MHz signal bandwidth," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1873-1883, Sep. 2007. (Pubitemid 47331285)
10. J. M. de la Rosa, "Sigma-delta modulators: tutorial overview, design guide, and state-of-the-art survey," IEEE Trans. Circuits Syst.-I: Regular Papers, vol. 58, no. 1, pp. 1-21, Jan. 2011.
11. S. Brigati, F. Francesconi, P. Malcovati, and F. Maloberti, "A fourthorder single-bit switched-capacitor-modulator for distributed sensor applications," IEEE Trans. Instrum. Meas., vol. 53, no. 2, pp. 266-270, Apr. 2004.
12. D. L. Carǹi, D. Grimaldi, and L. Serratore, " ADC-based frequencyerror measurement in single-carrier digital modulations," IEEE Trans. Instrum. Meas., vol. 55, no. 5, pp. 1523-1529, Oct. 2006. (Pubitemid 44489661)
13. R. Iuzzolino, L. Palafox, W. G. K̈urten Ihlenfeld, E. Mohns, and C. Brendel, "Design and characterization of a sampling system based on-analog-to-digital converters for electrical metrology," IEEE Trans. Instrum. Meas., vol. 58, no. 4, pp. 786-790, Apr. 2009.
14. N. M. Mohan, B. George, and V. J. Kumar, "Analysis of a sigma-delta resistance-to-digital converter for differential resistive sensors," IEEE Trans. Instrum. Meas., vol. 58, no. 5, pp. 1617-1622, May 2009.
15. G. Vandersteen, M. Jain, and R. Pintelon, "An ARMAX identification method for ?-? modulators using only input-output data," IEEE Trans. Instrum. Meas., vol. 59, no. 5, pp. 1007-1012, May 2010.
16. T. Bergsten, K. Rydler, O. R. Gunnarsson, G. Eklund, and V. Tarasso, "A precision current source using modulation," IEEE Trans. Instrum. Meas., vol. 60, no. 7, pp. 2341-2346, Jul. 2011.
17. Y. Choi, H. Roh, and J. Roh, "A bufferless interface for single-ended ECM sensors," IEEE Trans. Instrum. Meas., vol. 61, no. 2, pp. 513-520, Feb. 2012.
18. Texas Instruments, Inc. (2011, Oct.). AFE5804 Data sheet [Online]. Available: http://www.ti.com
19. K. Lee, M. R. Meller, and G. C. Temes, "An 8.1-mW, 82-dB delta-sigma ADC with 1.9-MHz BW and 98-dB THD," IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2202-2211, Apr. 2009.
20. J. A. Cherry and W. M. Snelgrove, "Clock jitter and quantizer metastability in continuous-time delta-sigma modulators," IEEE Trans. Circuits Syst. II, vol. 46, no. 6, pp. 661-676, Jun. 1999.
21. J. Roh, S. Byun, Y. Choi, H. Roh, Y. Kim, and J. Kwon, "A 0.9-V 60-?W 1-bit 4th-order delta-sigma modulator with 83-dB dynamic range," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 361-370, Feb. 2008. (Pubitemid 351190204)
22. J. Silva, U. Moon, J. Steensgaard, and G. C. Temes, "Wideband low-distortion delta-sigma ADC topology," Electron. Lett., vol. 37, pp. 737-738, Jun. 2001. (Pubitemid 32576738)
23. K. Nam, S. Lee, D. K. Su, and B. A. Wooley, "A low-voltage lowpower sigma-delta modulator for broadband analog-to-digital conversion," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1855-1864, Sep. 2005. (Pubitemid 41352163)
24. L. Yao, M. Steyaert, and W. Sansen, Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS. Dordrecht, The Netherlands: Springer, 2006.
25. A. Gharbiya and D. A. Johns, "On the implementation of inputfeedforward delta-sigma modulators," IEEE Trans. Circuits Syst. II, vol. 53, no. 6, pp. 453-2018, Jun. 2006.
26. T. Christen, T. Burger, and Q. Huang, "A 0.13-?m CMOS EDGE/UMTS/WLAN tri-mode delta-sigma ADC with-92-dB THD," in Proc. ISSCC Dig. Tech. Papers, 2007, pp. 240-242.
27. A. L. Coban and P. E. Allen, "A 1.5-V 1.0-mW audio DR modulator with 98-dB dynamic range," in Proc. ISSCC Dig. Tech. Papers, 1999, pp. 50-51.
28. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout and Simulation. Piscataway, NJ, USA: IEEE Press, 1998.
29. V. P. Petkov and B. E. Boser, "A fourth-order interface for micromachined inertial sensors," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1602-1609, Aug. 2005. (Pubitemid 41118753)
30. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta modulator in 0.8-?m CMOS," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 783-796, Jun. 1997. (Pubitemid 127571549)
31. K. Lee and F. Maloberti, "A 5.4-mW 2-channel time-interleaved multibit modulator with 80-dB SNR and 86-dB DR for ADSL," in Proc. ISSCC Dig. Tech. Papers, 2006, pp. 171-173.
32. R. T. Baird and T. S. Fiez, "Improved DAC linearity using data weighted averaging," in Proc. IEEE Int. Symp. Circuits Syst., vol. 1. May 1995, pp. 13-16.
33. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. Hoboken, NJ, USA: Wiley, 2005.
34. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. 18, no. 6, pp. 629-633, Dec. 1983.
35. Y. Geerts, M. Steyaert, and W. Sansen, Design of Multi-bit Delta-Sigma A/D Converters. Norwell, MA, USA: Kluwer, 2002.
36. Y. Geerts, M. Steyaert, and W. Sansen, "A high-performance multibit-CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1829-1840, Dec. 2000.
37. Y. Chiu, P. R. Gray, and B. Nikolic, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139-2151, Dec. 2004.
38. H. Roh, H. Kim, Y. Choi, J. Roh, Y. Kim, and J. Kwon, "A 0.6-V delta-sigma modulator with subthreshold-leakage suppression switches," IEEE Trans. Circuits Syst. II, vol. 56, no. 11, pp. 825-829, Nov. 2009.
39. K. Lee, J. Chae, M. Aniya, K. Hamashita, K. Takasuka, S, Takeuchi, and G. C. Temes, "A noise-coupled time-interleaved delta-sigma ADC with 4.2-MHz bandwidth,-98-dB THD, and 79-dB SNDR," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2601-2612, Dec. 2008.
40. Y. Fujimoto, Y. Kanazawa, P. L. Re, and K. Iizuka, "A 100-MS/s 4-MHz bandwidth 70-dB SNR ADC in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 6, pp. 1697-1708, Jun. 2009.
41. A. Gharbiya and D. A. Johns, "A 12-bit 3.125-MHz bandwidth 0-3 MASH delta-sigma modulator," IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 2010-2018, Jul. 2009.
42. O. Rajaee, T. Musah, N. Maghari, S. Takeuchi, M. Aniya, K. Hamashita, and U. Moon, "Design of a 79-dB 80-MHz 8x-OSR hybrid deltasigma/pipelined ADC," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 719-730, Apr. 2010.
43. J. G. Kauffman, P. Witte, J. Becker, and M. Ortmanns, "An 8.5 mW continuous-time modulator with 25 MHz bandwidth using digital background DAC linearization to achieve 63.5 dB SNDR and 81 dB SFDR," IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2869-2881, Dec. 2011.
44. R. Zanbaghi, S. Saxena, and G.C. Temes, "A 75-dB SNDR, 5-MHz bandwidth stage-shared 2-2 MASH-modulator dissipating 16 mW power," IEEE Trans. Circuits Syst.-I: Regular Papers, vol. 59, no. 8, pp. 1614-1624, Aug. 2012.