An 8.1 mW, 82 dB delta-sigma ADC with 1.9 MHz BW and -98 dB THD

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 8, 2009, Pages 2202-2211

  Lee, Kyehyung ^a   Miller, Matthew R ^b   Temes, Gabor C ^c  

^a Conexant Systems Inc ^*  (United States)

^b FREESCALE SEMICONDUCTOR INC   (United States)

^c Oregon State University   (United States)

Author keywords

Delta sigma ADC; Low distortion ADC; Quantization noise coupling

Indexed keywords

ANALOG POWER; CMOS TECHNOLOGY; DELTA-SIGMA; DELTA-SIGMA ADC; DISCRETE-TIME; DYNAMIC RANGE; FIGURE OF MERIT; LOW DISTORTION ADC; LOW-DISTORTION; NOISE-SHAPING; POWER SUPPLY; QUANTIZATION NOISE; QUANTIZATION NOISE COUPLING; SIGNAL BANDWIDTH; SWITCHED CAPACITOR; THIRD-ORDER; WIDEBAND APPLICATIONS;

CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION;

MULTICARRIER MODULATION;

EID: 68549083615     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2022298     Document Type: Article

References (18)

1. J. Silva, U. Moon, J. Steensgaard, and G. C. Temes, "Wideband low-distortion AS ADC topology," Electron. Lett., vol. 37, no. 12, pp. 737-738, Jun. 2001.
2. A. A. Hamoui and K. W. Martin, "High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling AS ADCs for broadband applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 72-85, Jan. 2004.
3. K. Lee, M. Bonu, and G. C. Temes, "Noise-coupled delta-sigma ADCs," Electron. Lett., vol. 42, no. 24, pp. 1381-1382, Nov. 2006.
4. K. Lee and G. C. Temes, "Enhanced split-architecture delta-sigma ADC," in Proc. IEEE ICECS 2006, Dec. 2006, pp. 427-430.
5. K. Lee, G. C. Temes, and F. Maloberti, "Noise-coupled multi-cell delta-sigma ADCs," in Proc. IEEE ISCAS 2007, May 2007, pp. 249-252.
6. K. Lee, J. Chae, M. Aniya, K. Hamashita, K. Takasuka, S. Takeuchi, and G. C. Temes, "A noise-coupled time-interleaved delta-sigma ADC with 4.2 MHz bandwidth, -98 dB THD, and 79 dB SNDR," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2601-2612, Dec. 2008.
7. K. Lee, M. Miller, and G. C. Temes, "An 8.1 mW, 82 dB delta-sigma ADC with 1.9 MHz BW and -98 dB THD," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2008, pp. 93-96.
8. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. New York: Wiley, 2004.
9. E. Fogleman, J. Welz, and I. Galton, "An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2000, pp. 17-20.
10. M. Dessouky and A. Kaiser, "Very low-voltage digital-audio AS modulator with 88-dB dynamic range using local switch bootstrapping," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 349-355, Mar. 2001.
11. I. Mehr and D. Dalton, "A 500-MSample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 912-920, Jul. 1999.
12. I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 318-325, Mar. 2000.
13. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal. Process., vol. 42, pp. 753-762, Dec. 1995.
14. T. Christen, T. Burger, and Q. Huang, "A 0.13 μm CMOS EDGE/ UMTS/WLAN tri-mode ΔΣ ADC with -92 dB THD," in Proc. IEEE ISSCCDig. Tech. Papers, Feb. 2007, pp. 240-241.
15. S. Kwon and F. Maloberti, "A 14 mW multi-bit ΔΣ modulator with 82 dB SNR and 86 dB DR for ADSL2+," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 161-162.
16. K.-S. Lee, S. Kwon, and F. Maloberti, "A 5.4 mW 2-channel time-interleaved multi-bit ΔΣ modulator with 80 dB SNR and 85 dB DR for ADSL," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 171-172.
17. Y. Fujimoto, Y. Kanazawa, P. Lo Re, and M. Miyamoto, "An 80/100 MS/s 76.3/70.1 dB SNDR ΔΣ ADC for digital TV receivers," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 76-77.
18. Y. Kanazawa, Y. Fujimoto, P. Lo Re, and M. Miyamoto, "A 100-MS/s 4-MHz bandwidth 77.3-dB SNDR ΔΣ ADC with a triple sampling technique," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2006, pp. 53-56.