A 75-dB SNDR, 5-MHz bandwidth stage-shared 2-2 MASH Δ Σ modulator dissipating 16 mW power

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 8, 2012, Pages 1614-1625

  Zanbaghi, Ramin ^a   Saxena, Saurabh ^a   Temes, Gabor C ^a   Fiez, Terri S ^a  

^a 1148 Kelley Engineering Center Corvallis   (United States)

Author keywords

biquad filter; continuous time; oversampling ratio; single op amp based filter; modulator

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; CONTINUOUS TIME SYSTEMS; DELTA SIGMA MODULATION; OPERATIONAL AMPLIFIERS;

BIQUAD FILTER; CHAIN OF INTEGRATORS; CONTINUOUS-TIME; DELTA SIGMA MODULATOR; DISTRIBUTED FEEDBACK; OVER SAMPLING RATIO; SIGNAL BANDWIDTH; SINGLE OP-AMP BASED FILTER;

MODULATORS;

EID: 84864569023     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2012.2206509     Document Type: Article

References (26)

1. S. R. Norsworthy et al., Delta-Sigma Data Converters - Theory, Design, and Simulation. Piscataway, NJ: IEEE Press, 1996.
2. R. Jiang and T. S. Fiez, "A 14-bit ADC with 8 OSR and 4-MHz conversion bandwidth in a 0.18- CMOS process," IEEE J. Solid-State Circuits, vol. 42, pp. 63-74, Jan. 2004.
3. P. J. Hurst and W. J. McIntyre, "Double sampling in switched-capacitor Delta-Sigma A/D converters," in Proc. Int. Symp. Circuits Syst., May 1990, pp. 902-905.
4. P. Rombouts, J. D. Maeyer, and L. Weyten, "A 250-kHz 94-dB double-sampling modulation A/D converter with a modified noise transfer function," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1657-1662, Oct. 2003.
5. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 2005.
6. T. V. Burmas, K. C. Dyer, P. J. Hurst, and S. H. Lewis, "A second-order double-sampled Delta-Sigma modulator using additive-error switching," IEEE J. Solid-State Circuits, vol. 31, pp. 284-293, Mar. 1996.
7. C. Thanh, S. Lewis, and P. Hurst, "A second-order double-sampled Delta-Sigma modulator using individual-level averaging," IEEE J. Solid-State Circuits, vol. 32, pp. 1269-1273, Aug. 1997.
8. J. Chae, S. Lee, M. Aniya, S. Takeuchi, K. Hamashita, P. K. Hanumolu, and G. C. Temes, "A 63 dB 16 mW 20 MHz BW double-sampled analog-to-Digital converter with an embedded-adder quantizer," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Sep. 2010, pp. 1-4.
9. C. M. Zierhofer, "Analysis of a switched-capacitor second-order Delta-Sigma modulator using integrator multiplexing," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 753-762, Aug. 2006.
10. N. Waki, H. Sato, A. Hyogo, and K. Sekine, "A low-distortion two-path fourth-order band pass Delta-Sigma modulator using horizontal opamp sharing," in Proc. IEEE Midwest Symp. Circuits Syst., Aug. 2007, pp. 1372-1375.
11. D. Kanemoto, T. Ido, and K. Taniguchi, "A 7.5 mW 101 dB SNR low-power high-performance audio Delta-Sigma modulator utilizing opamp sharing technique," in Proc. IEEE Int. SoC Design Conf. (ISOCC), Nov. 2011, pp. 66-69.
12. R. Zanbaghi and T. Fiez, "An op-amp sharing technique for continuous-time modulators," in Proc. IEEE Mid-West Symp. Circuits Syst. (MWSCAS), Aug. 2010, pp. 592-595.
13. M. Dessouky and A. Kaiser, "Very low-voltage digital-audio modulator with 88-dB dynamic range using local switch bootstrapping," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 349-355, Mar. 2001.
14. E. Fogleman, J. Welz, and I. Galton, "An audio ADC Delta-Sigma modulator with 100 dB sinad and 102 dB DR using a second-order mismatch-shaping DAC," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2000, pp. 17-20.
15. I. Mehr and D. Dalton, "A 500-MSample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 912-920, Jul. 1999.
16. I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 318-325, Mar. 2000.
17. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal. Process., vol. 42, pp. 753-762, Dec. 1995.
18. P. Malla, H. Lakdawala, K. Kornegay, and K. Soumyanath, "A 28 mW spectrum-sensing reconfigurable 20 MHz 72 dB-SNR 70 dB-SNDR DT ADC for 802.11n/wimax receivers," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2008, pp. 496-631.
19. T. Christen, T. Burger, and H. Qiuting, "A CMOS EDGE/UMTS/WLAN tri-mode ADC with THD," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 240-241.
20. H. Park, K. Nam, D. Su, K. Vleugels, and B. Wooley, "A 0.7-V 100-dB 870-digital audio modulator," in Proc. IEEE Symp. VLSI Circuits, Jun. 2008, pp. 178-179.
21. K. Lee, J. Chae, M. Aniya, K. Hamashita, K. Takasuka, S. Takeuchi, and G. Temes, "Noise-coupled time-interleaved Delta-Sigma ad with 4.2 MHz BW, THD, and 79 dB SNDR," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 494-495.
22. L. Bos, G. Vandersteen, J. Ryckaert, P. Rombouts, Y. Rolain, and G. Van der Plas, "A multirate 3.4-to-6.8 mW 85-to-66 dB DR GSM/bluetooth/UMTS cascade DT in 90 nm digital CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 176-177.
23. J. F. Michel and M. Steyaert, "A 250 mV 61 dB SNDR CMOS SC modulator using a near-threshold-voltage-biased CMOS inverter technique," in IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2011, pp. 476-477.
24. B. R. Carlton, H. Lakdawala, E. Alpman, J. Rizk, Y. W. Li, B. Perez-Esparza, V. Rivera, C. F. Nieva, E. Gordon, P. Hackney, C.-H. Jan, I. A. Young, and K. Soumyanath, "A 32 nm, 1.05 V, bist enabled, 10-40 MHz, 11-9 bit, digitized integrator MASH ADC," in Proc. IEEE Symp. VLSI Circuits, Jun. 2011, pp. 36-37.
25. O. Rajaee and U. Moon, "A 12-ENOB 6X-OSR noise-shaped pipelined ADC utilizing a 9-bit linear front-end," in Proc. IEEE Symp. VLSI Circuits, Jun. 2011, pp. 34-35.
26. J. Paramesh, R. Bishop, K. Soumyanath, and D. Allstot, "An 11-Bit 330 MHz 8X OSR modulator for next-generation WLAN," in Proc. IEEE Symp. VLSI Circuits, Dec. 2006, pp. 166-167.