Efficient scheduling of recursive control flow on GPUs

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2013, Pages 409-420

  Huo, Xin ^a   Krishnamoorthy, Sriram ^b   Agrawal, Gagan ^a  

^a The Ohio State University   (United States)

^b PACIFIC NORTHWEST NATIONAL LABORATORY   (United States)

Author keywords

GPU; reconvergence methods; recursion; SIMD

Indexed keywords

EFFICIENT SCHEDULING; GPU; GRAPHICS PROCESSING UNITS; HIGH PERFORMANCE COMPUTING; RE CONVERGENCES; RECURSIONS; SIMD; SINGLE INSTRUCTION MULTIPLE THREADS (SIMT);

COMPUTER GRAPHICS; INTELLIGENT CONTROL; PARALLEL ARCHITECTURES;

PROGRAM PROCESSORS;

EID: 84879836252     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2464996.2479870     Document Type: Conference Paper

References (30)

1. E. Ayguadé, R. M. Badia, P. Bellens, D. Cabrera, A. Duran, R. Ferrer, M. González, F. D. Igual, D. Jiménez-González, and J. Labarta. Extending openmp to survive the heterogeneous multi-core era. International Journal of Parallel Programming, 38(5-6):440-459, 2010.
2. A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. Analyzing CUDA workloads using a detailed GPU simulator. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS '09), pages 163-174, 2009.
3. W. J. Bouknight, S. A. Denenberg, D. E. McIntyre, J. M. Randall, A. H. Sameh, and D. L. Slotnick. The Illiac IV system. Proc. of IEEE, 60(4):369-388, 1972.
4. N. Brunie, S. Collange, and G. F. Diamos. Simultaneous branch and warp interweaving for sustained GPU performance. In International Symposium on Computer Architecture (ISCA '12), pages 49-60, 2012.
5. S. Chatterjee, M. Grossman, A. S. Sbîrlea, and V. Sarkar. Dynamic task parallelism with a gpu work-stealing runtime system. In International Workshop on Languages and Compilers for Parallel Computing (LCPC'11), pages 203-217, 2011.
6. G. Diamos, B. Ashbaugh, S. Maiyuran, A. Kerr, H. Wu, and S. Yalamanchili. SIMD re-convergence at thread frontiers. In IEEE/ACM International Symposium on Microarchitecture (MICRO '11), pages 477-488, 2011.
7. A. Duran, X. Teruel, R. Ferrer, X. Martorell, and E. Ayguade. Barcelona OpenMP tasks suite: A set of benchmarks targeting the exploitation of task parallelism in OpenMP. In International Conference on Parallel Processing (ICPP '09), pages 124-131, 2009.
8. Dwarf mine. http://view.eecs.berkeley.edu/wiki/Dwarf\-Mine.
9. J. Ewing and G. Schober. The area of the mandelbrot set. Numerische Mathematik, 61(1):59-72, 1992.
10. F. Franchetti and M. Puschel. A SIMD vectorizing compiler for digital signal processing algorithms. In International Parallel and Distributed Processing Symposium (IPDPS '02), pages 20-26, 2002.
11. W. W. L. Fung and T. M. Aamodt. Thread block compaction for efficient SIMT control flow. In IEEE International Symposium on High Performance Computer Architecture (HPCA '11), pages 25-36, 2011.
12. W. W. L. Fung, I. Sham, G. Yuan, and T. M. Aamodt. Dynamic warp formation and scheduling for efficient GPU control flow. In IEEE/ACM International Symposium on Microarchitecture (MICRO '07), pages 407-420, 2007.
13. C. Garcia, R. Lario, M. Prieto, L. Pinuel, and F. Tirado. Vectorization of multigrid codes using SIMD ISA extensions. In International Parallel and Distributed Processing Symposium (IPDPS '03), pages 8-pp, 2003.
14. GPGPU-Sim 3.x manual. http://gpgpu-sim.org/manual/index.php5/GPGPU-Sim-3. x-Manual#Introduction.
15. N. Ide, M. Hirano, Y. Endo, S. Yoshioka, H. Murakami, A. Kunimatsu, T. Sato, T. Kamei, T. Okada, and M. Suzuoki. 2.44-GFLOPS 300-MHz floating-point vector-processing unit for high-performance 3D graphics computing. IEEE Journal of Solid-State Circuits, 35(7):1025-1033, Jul 2000.
16. W. Klotz. Graph coloring algorithms. Mathematics Report, pages 1-9, 2002.
17. D. E. Knuth. Textbook examples of recursion. Artificial Intelligence and Mathematical Theory of Computation: Papers in Honor of John McCarthy, Academic Press, San Diego, CA, pages 207-229, 1991.
18. D. E. Knuth. The art of computer programming, volume 1: (3rd ed.) fundamental algorithms . Addison Wesley Longman Publishing Co., Inc., 1997.
19. A. Levinthal and T. Porter. Chap - a SIMD graphics processor. In Conference on Computer Graphics and Interactive Techniques (SIGGRAPH '84), pages 77-82, 1984.
20. R. A. Lorie and H. R. Strong Jr. Method for conditional branch execution in simd vector processors, Mar. 6 1984. US Patent 4,435,758.
21. J. Meng, D. Tarjan, and K. Skadron. Dynamic warp subdivision for integrated branch and memory divergence tolerance. In International Symposium on Computer architecture (ISCA '10), pages 235-246, 2010.
22. V. Narasiman, M. Shebanow, C. J. Lee, R. Miftakhutdinov, O. Mutlu, and Y. N. Patt. Improving gpu performance via large warps and two-level warp scheduling. In IEEE/ACM International Symposium on Microarchitecture (MICRO '11), pages 308-317, 2011.
23. NVIDIA. Cuda dynamic parallelism programming guide. August 2012.
24. M. Rhu and M. Erez. The dual-path execution model for efficient GPU control flow. In IEEE International Symposium on High Performance Computer Architecture (HPCA '13), 2013.
25. T. Rognes and E. Seeberg. Six-fold speed-up of smith-waterman sequence database searches using parallel processing on common microprocessors. Bioinformatics, 16(8):699-706, 2000.
26. Top 500 supercomputers. http://www.top500.org/lists/2012/11/.
27. S. Woop, J. Schmittler, and P. Slusallek. RPU: a programmable ray processing unit for realtime ray tracing. In ACM SIGGRAPH 2005 Papers, SIGGRAPH '05, pages 434-444, 2005.
28. K. Yang, B. He, Q. Luo, P. V. Sander, and J. Shi. Stack-based parallel recursion on graphics processors. In ACM SIGPLAN symposium on Principles and practice of parallel programming, PPoPP '09, pages 299-300, 2009.
29. Y. Yang, P. Xiang, M. Mantor, and H. Zhou. CPU-assisted GPGPU on fused CPU-GPU architectures. In IEEE International Symposium on High Performance Computer Architecture (HPCA '12), pages 1-12. IEEE, 2012.
30. A. Youssef. Translation of serial recursive codes to parallel SIMD codes. In IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, pages 254-263, 1995.