SIMD re-convergence at thread frontiers

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2011, Pages 477-488

  Diamos, Gregory ^a   Ashbaugh, Benjamin ^b   Maiyuran, Subramaniam ^b   Kerr, Andrew ^a   Wu, Haicheng ^a   Yalamanchili, Sudhakar ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPILATION PROCESS; COMPILER TECHNIQUES; CONTROL FLOWS; CUSTOM HARDWARES; DATA PARALLEL; DIRECTX; DYNAMIC INSTRUCTIONS; PROGRAMMING MODELS; REAL APPLICATIONS; SIMD ARCHITECTURE;

PARALLEL ARCHITECTURES; PARALLEL PROGRAMMING;

PROGRAM COMPILERS;

EID: 84863351470     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2155620.2155676     Document Type: Conference Paper

References (23)

1. T. Hatazaki, "Tsubame-2 - a 2.4 pflops peak performance system," in Optical Fiber Communication Conference. Optical Society of America, 2011.
2. K. Spafford, J. S. Meredith, and J. S. Vetter, "Quantifying numa and contention effects in multi-gpu systems," in Proceedings of the Fourth Workshop on General Purpose Processing on Graphics Processing Units, ser. GPGPU-4. New York, NY, USA: ACM, 2011, pp. 11:1-11:7.
3. L. G. Valiant, "A bridging model for parallel computation," Commun. ACM, 1990.
4. H. Wu, G. Diamos, S. Li, and S. Yalamanchili, "Characterization and transformation of unstructured control flow in gpu applications," in The First International Workshop on Characterizing Applications for Heterogeneous Exascale Systems. ACM, June 2011.
5. A. Levinthal and T. Porter, "Chap - a simd graphics processor," SIGGRAPH Comput. Graph., vol. 18, no. 3, pp. 77-82, 1984.
6. W. W. L. Fung, I. Sham, G. Yuan, and T. M. Aamodt, "Dynamic warp formation and scheduling for efficient gpu control flow," in Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, 2007.
7. Intel, Intel HD Graphics OpenSource Programmer Reference Manual, June 2010.
8. H. Wong, M.-M. Papadopoulou, M. Sadooghi-Alvandi, and A. Moshovos, "Demystifying gpu microarchitecture through microbenchmarking," in Performance Analysis of Systems Software (ISPASS), 2010 IEEE International Symposium on, 2010, pp. 235-246.
9. Wen-mei W. Hwu, "Real-time adaptive gpu multi-agent path planning," in GPU Computing Gems, Wen-mei W. Hwu, Ed. Morgan Kaufmann, Sep. 2010, vol. 2.
10. C. Trapnell and M. C. Schatz, "Optimizing data intensive gpgpu computations for dna sequence alignment," Parallel Computing, vol. 35, pp. 429-440, August 2009.
11. A. Badal and A. Badano, "Accelerating monte carlo simulations of photon transport in a voxelized geometry using a massively parallel gpu," Medical Physics 36, 2009.
12. V. Pham, P. Vo, H. V. Thanh, and B. L. Hoai, "Gpu implementation of extended gaussian mixture model for background subtraction," International Conference on Computing and Telecommunication Technologies, 2010.
13. Q. Fang and D. A. Boas, "Monte carlo simulation of photon migration in 3d turbid media accelerated by graphics processing units," Optical Express 17, vol. 17, pp. 20178-20190.
14. T. Tsiodras, "A real-time raytracer of triangle meshes in cuda," Tech. Rep., February 2011. [Online]. Available: http://users. softlab.ntua.gr/~ttsiod/cudarenderer-BVH.html
15. S. G. Parker, J. Bigler, A. Dietrich, H. Friedrich, J. Hoberock, D. Luebke, D. McAllister, M. McGuire, K. Morley, A. Robison, and M. Stich, "Optix: a general purpose ray tracing engine," ACM Transactions on Graphics, vol. 29, pp. 66:1-66:13, July 2010.
16. G. Diamos, A. Kerr, S. Yalamanchili, and N. Clark, "Ocelot: A dynamic compiler for bulk-synchronous applications in heterogeneous systems," in Proceedings of PACT '10, 2010.
17. A. Kerr, G. Diamos, and S. Yalamanchili, "A characterization and analysis of ptx kernels," in IISWC09: IEEE International Symposium on Workload Characterization, Austin, TX, USA, October 2009.
18. W. Bouknight, S. Denenberg, D. McIntyre, J. Randall, A. Sameh, and D. Slotnick, "The illiac iv system," Proceedings of the IEEE, vol. 60, no. 4, pp. 369-388, apr. 1972.
19. AMD, Evergreen Family Instruction Set Architecture Instructions and Microcode, 2010.
20. F. Zhang and E. H. D'Hollander, "Using hammock graphs to structure programs," IEEE Trans. Softw. Eng., pp. 231-245, 2004.
21. J. Meng, D. Tarjan, and K. Skadron, "Dynamic warp subdivision for integrated branch and memory divergence tolerance," in Proceedings of the 37th annual international symposium on Computer architecture, ser. ISCA '10. New York, NY, USA: ACM, 2010, pp. 235-246.
22. W. Fung and T. Aamodt, "Thread block compaction for efficient simt control flow," in 17th International Symposium on High Performance Computer Architecture, feb. 2011, pp. 25 -36.
23. B. W. Coon and E. J. Lindholm, "System and method for managing divergent threads in a simd architecture," Patent US 7 353 369, April, 2008.