Extending OpenMP to survive the heterogeneous multi-core era

International Journal of Parallel Programming

Volumn 38, Issue 5-6, 2010, Pages 440-459

  Ayguadé, Eduard ^a,b   Badia, Rosa M ^a,c   Bellens, Pieter ^a   Cabrera, Daniel ^a   Duran, Alejandro ^a   Ferrer, Roger ^a   Gonzàlez, Marc ^a,b   Igual, Francisco ^d   Jiménez González, Daniel ^a,b   Labarta, Jesús ^a,b   Martinell, Luis ^a   Martorell, Xavier ^a,b   Mayo, Rafael ^d   Pérez, Josep M ^a   Planas, Judit ^a   Quintana Ortí, Enrique S ^d  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c CSIC   (Spain)

^d UNIVERSITAT JAUME I   (Spain)

Author keywords

Hardware accelerators; Heterogeneous computing; Multi core processors; Parallel computing; Programming models; Runtime systems; Task level parallelism

Indexed keywords

HARDWARE ACCELERATORS; HETEROGENEOUS COMPUTING; MULTI-CORE PROCESSORS; PARALLEL COMPUTING; PROGRAMMING MODELS; RUNTIME SYSTEMS; TASK-LEVEL PARALLELISM;

PARALLEL ARCHITECTURES; PRODUCTIVITY; PROGRAM PROCESSORS; SHAPE MEMORY EFFECT;

PARALLEL PROGRAMMING;

EID: 77956773183     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-010-0135-4     Document Type: Conference Paper

References (12)

1. L. Seiler D. Carmean E. Sprangle T. Forsyth M. Abrash P. Dubey S. Junkins A. Lake J. Sugerman R. Cavin R. Espasa E. Grochowski T. Juan P. Hanrahan 2008 Larrabee: a many-core × 86 architecture for visual computing ACM. Trans. Graph. 27 3 1 15 10.1145/1360612.1360617
2. OpenMP Architecture Review Board.: OpenMP 3.0 Specification. http://www.openmp.org May (2008)
3. Bellens, P., Perez, J.M., Badia, R.M., Labarta, J.: CellSs: a Programming Model for the Cell BE Architecture. In : Proceedings of the ACM/IEEE SC 2006 Conference, November (2006)
4. Turner, J.A.: Roadrunner: Heterogeneous Petascale Computing for Predictive Simulation. Technical report, Technical Report LANLUR-07-1037, Los Alamos National Lab, Las Vegas, NV (2007)
5. J. Kurzak A. Buttari J. Dongarra 2008 Solving systems of linear equations on the cell processor using cholesky factorization IEEE. Trans. Parallel Distrib. Syst. 19 9 1175 1186 10.1109/TPDS.2007.70813
6. E. Ayguadé N. Copty A. Duran J. Hoeflinger Y. Lin F. Massaioli X. Teruel P. Unnikrishnan G. Zhang 2009 The design of OpenMP tasks IEEE. Trans. Parallel Distrib. Syst. 20 3 404 418 10.1109/TPDS.2008.105
7. D.C. Pham T. Aipperspach D. Boerstler M. Bolliger R. Chaudhry D. Cox P. Harvey P.M. Harvey H.P. Hofstee C. Johns J. Kahle A. Kameyama J. Keaty Y. Masubuchi M. Pham J. Pille S. Posluszny M. Riley D.L. Stasiak M. Suzuoki O. Takahashi J. Warnock S. Weitzel D. Wendel K. Yazawa 2006 Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor IEEE J. Solid-State Circuits 41 1 179 196 10.1109/JSSC.2005. 859896 (Pubitemid 43145976)
8. NVIDIA : NVIDIA CUDA Compute Unified Device Architecture-Programming Guide (2007)
9. Buck, I., Foley, T., Horn, D., Sugerman, J., Fatahalian, K., Houston, M., Hanrahan, P.: Brook for GPUs: Stream Computing on Graphics Hardware. In : SIGGRAPH '04: ACM SIGGRAPH 2004 Papers, pp. 777-786. ACM Press, New York (2004)
10. PGI.: PGI Fortran and C Accelerator Compilers and Programming Model Technology Preview. The Portland Group (2008)
11. Dolbeau, R., Bihan, S., Bodin, F.: HMPP: A Hybrid Multi-core Parallel Programming Environment. In : First Workshop on General Purpose Processing on Graphics Processing Units, October (2007)
12. Khronos OpenCL Working Group.: The OpenCL Specification. Aaftab Munshi, Ed (2009)