The dual-path execution model for efficient GPU control flow

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2013, Pages 591-602

  Rhu, Minsoo ^a   Erez, Mattan ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EXECUTION MODEL; FUNDAMENTAL CHANGES; GRAPHICS PROCESSING UNITS; INCREASING PATHS; RE CONVERGENCES; SINGLE INSTRUCTION MULTIPLE THREADS (SIMT); STACK ALGORITHM; STACK ARCHITECTURE;

COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; HARDWARE; OPTIMIZATION; SUPERCOMPUTERS; TREES (MATHEMATICS);

PROGRAM PROCESSORS;

EID: 84880298026     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2013.6522352     Document Type: Conference Paper

References (31)

1. GPGPU-Sim. http://www.gpgpu-sim.org.
2. GPGPU-Sim Manual. http://www.gpgpu-sim.org/manual.
3. AMD Corporation. AMD Radeon HD 6900M Series Specifications, 2010.
4. AMD Corporation. R700-Family Instruction Set Architecture, February 2011.
5. A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt. Analyzing CUDA Workloads Using a Detailed GPU Simulator. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2009), April 2009.
6. N. Brunie, S. Collange, and G. Diamos. Simultaneous Branch and Warp Interweaving for Sustained GPU Performance. In 39th International Symposium on Computer Architecture (ISCA-39), June 2012.
7. S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A Benchmark Suite for Heterogeneous Computing. In IEEE International Symposium on Workload Characterization (IISWC-2009), October 2009.
8. Collange, Sylvain. Stack-less SIMT Reconvergence At Low Cost, 2011.
9. B. W. Coon, P. C. Mills, S. F. Oberman, and M. Y. Siu. Tracking Register Usage During Multithreaded Processing Using a Scoreboard Having Separate Memory Regions And Storing Sequential Register Size Indicators. In US Patent 7434032, October 2008.
10. G. Diamos, B. Ashbaugh, S. Maiyuran, A. Kerr, H. Wu, and S. Yalamanchili. SIMD Re-Convergence At Thread Frontiers. In 44th International Symposium on Microarchitecture (MICRO-44), December 2011.
11. W. W. Fung and T. M. Aamodt. Thread Block Compaction for Efficient SIMT Control Flow. In 17th International Symposium on High Performance Computer Architecture (HPCA-17), February 2011.
12. W.W. Fung, I. Sham, G. Yuan, and T. M. Aamodt. Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow. In 40th International Symposium on Microarchitecture (MICRO-40), December 2007.
13. A. Gharaibeh and M. Ripeanu. Size Matters: Space/Time Tradeoffs to Improve GPGPU Applications Performance. In 2010 International Conference for High Performance Computing, Networking, Storage and Analysis (SC-2010), November 2010.
14. Glew, A. Coherent Vector Lane Threading. In Berkeley Parlab Seminar, 2009.
15. T. D. Han and T. Abdelrahman. Reducing Branch Divergence in GPU Programs. In 4-th Workshop on General Purpose Processing on Graphics Processing Units (GPGPU-4), March 2011.
16. IMPACT Research Group. The Parboil Benchmark Suite. http://www.crhc.uiuc. edu/IMPACT/parboil.php, 2007.
17. Intel Corporation. Intel HD Graphics OpenSource Programmer Reference Manual, June 2011.
18. A. Levinthal and T. Porter. Chap-A SIMD Graphics Processor. In 11th Anual Conference on Computer Graphics and Interactive Techniques (SIGGRAPH'84), July 1984.
19. R. A. Lorie and H. R. Strong. Method For Conditional Branch Execution in SIMD Vector Processors. In US Patent 4435758, March 1984.
20. J. Meng, D. Tarjan, and K. Skadron. Dynamic Warp Subdivision for Integrated Branch and Memory Divergence Tolerance. In 37th International Symposium on Computer Architecture (ISCA-37), 2010.
21. V. Narasiman, C. Lee, M. Shebanow, R. Miftakhutdinov, O. Mutlu, and Y. Patt. Improving GPU Performance via Large Warps and Two-Level Warp Scheduling. In 44th International Symposium on Microarchitecture (MICRO-44), December 2011.
22. NVIDIA Corporation. NVIDIA's Next Generation CUDA Compute Architecture: Fermi, 2009.
23. NVIDIA Corporation. CUDA C/C++ SDK CODE Samples, 2011.
24. NVIDIA Corporation. NVIDIA CUDA Programming Guide, 2011.
25. NVIDIA Corporation. NVIDIA CUDA Zone, 2012.
26. NVIDIA Corporation. Whitepaper: NVIDIA GeForce GTX 680, 2012.
27. M. Rhu and M. Erez. CAPRI: Prediction of Compaction-Adequacy for Handling Control-Divergence in GPGPU Architectures. In 39th International Symposium on Computer Architecture (ISCA-39), June 2012.
28. T. Rogers, M. O'Connor, and T. Aamodt. Cache-Conscious Wavefront Scheduling. In 45th International Symposium on Microarchitecture (MICRO-45), December 2012.
29. Steven Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann, 1997.
30. D. Tarjan, J. Meng, and K. Skadron. Increasing Memory Miss Tolerance for SIMD Cores. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (SC-09), 2009.
31. H. Wu, G. Diamos, S. Li, and S. Yalamanchili. Characterization and Transformation of Unstructured Control Flow in GPU Applications. In 1st International Workshop on Characterizing Applications for Heterogeneous Exascale Systems, June 2011.