To hardware prefetch or not to prefetch? A virtualized environment study and core binding approach

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2013, Pages 357-368

  Kang, Hui ^a   Wong, Jennifer L ^a  

^a Stony Brook University   (United States)

Author keywords

Prefetching; Shared cache; Virtualization

Indexed keywords

APPLICATION PERFORMANCE; HARDWARE AND SOFTWARE; PREFETCHING; QUANTITATIVE MEASUREMENT; SHARED CACHE; SYSTEM ADMINISTRATORS; VIRTUALIZATIONS; VIRTUALIZED ENVIRONMENT;

OBJECT ORIENTED PROGRAMMING; VIRTUAL REALITY;

HARDWARE;

EID: 84875660340     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2451116.2451155     Document Type: Conference Paper

References (44)

1. ADAMS, K., AND AGESEN, O. A comparison of software and hardware techniques for x86 virtualization. In ASPLOS (2006), pp. 2-13.
2. AMD. BIOS and kernel developer's guide for AMD family 10h processors. White Paper, 2010.
3. BARROW-WILLIAMS, N., FENSCH, C., AND MOORE, S. A communication characterisation of Splash-2 and Parsec. In IISWC (2009), pp. 86-97.
4. BHATTACHARJEE, A., AND MARTONOSI, M. Characterizing the TLB behavior of emerging parallel workloads on chip multiprocessors. In PACT (2009), pp. 29-40.
5. BIENIA, C. Benchmarking Modern Multiprocessors. PhD thesis, Princeton University, January 2011.
6. EBRAHIMI, E., MUTLU, O., LEE, C. J., AND PATT, Y. N. Coordinated control of multiple prefetchers in multi-core systems. In Micro (2009), pp. 316-326.
7. EBRAHIMI, E., MUTLU, O., AND PATT, Y. N. Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems. In HPCA (2009), pp. 7 - 17.
8. FERDMAN, M., ADILEH, A., KOCBERBER, O., VOLOS, S., ALISAFAEE, M., JEVDJIC, D., KAYNAK, C., POPESCU, A. D., AILAMAKI, A., AND FALSAFI, B. Clearing the clouds: a study of emerging scale-out workloads on modern hardware. In ASPLOS (2012), pp. 37- 48.
9. FILEBENCH. Filebench. http://sourceforge.net/apps/mediawiki/filebench.
10. GOVINDAN, S., LIU, J., KANSAL, A., AND SIVASUBRAMANIAM, A. Cuanta: quantifying effects of shared on-chip resource interference for consolidated virtual machines. In SoCC (2011), pp. 22:1-22:14.
11. IBM. IBM eServer xSeries 366 tuning tips. Technical Report, 2005.
12. IBM. Virtualization on the IBM system x3950 server. Technical Report, 2006.
13. IBM. Tuning IBM system x servers for performance. Technical Report, 2007.
14. INTEL. Achieving fast, scalable I/O for virtualized servers. White Paper, 2009.
15. JALEEL, A., NAJAF-ABADI, H. H., SUBRAMANIAM, S., STEELY, S. C., AND EMER, J. CRUISE: cache replacement and utility-aware scheduling. In ASPLOS (2012), pp. 249-260.
16. JALEEL, A., THEOBALD, K. B., STEELY JR., S. C., AND EMER, J. High performance cache replacement using re-reference interval prediction (RRIP). In ISCA (2010), pp. 60-71.
17. JONES, S. T., ARPACI-DUSSEAU, A. C., AND ARPACI-DUSSEAU, R. H. Geiger: monitoring the buffer cache in a virtual machine environment. In ASPLOS (2006), pp. 14-24.
18. KHAN, S.M., TIAN, Y., AND JIMENEZ, D. A. Sampling dead block prediction for last-level caches. In Micro (2010), pp. 175-186.
19. LEE, C. J., MUTLU, O., NARASIMAN, V., AND PATT, Y. N. Prefetch-Aware DRAM controllers. In Micro (2008), pp. 200-209.
20. LEE, C. J., MUTLU, O., NARASIMAN, V., AND PATT, Y. N. Prefetch-aware shared resource management for multi-core systems. In ISCA (2011), pp. 141-152.
21. LIU, F., JIANG, X., AND SOLIHIN, Y. Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In HPCA (2010), pp. 1-12.
22. LIU, F., AND SOLIHIN, Y. Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors. In SIGMETRICS (2011), pp. 37-48.
23. LO, J., BARROSO, L. A., EGGERS, S. J., GHARACHORLOO, K., LEVY, H. M., AND PAREKH, S. S. An analysis of database workload performance on simultaneous multithreaded processors. In ISCA (1998), pp. 39-50.
24. MA, Z., SHENG, Z., GU, L., WEN, L., AND ZHANG, G. DVM: towards a datacenter-scale virtual machine. In VEE (2012), pp. 39- 50.
25. MURALIDHARA, S. P., SUBRAMANIAN, L., MUTLU, O., KANDEMIR, M., AND MOSCIBRODA, T. Reducing memory interference in multicore systems via application-aware memory channel partitioning. In Micro (2011), pp. 374-385.
26. ONGARO, D., COX, A. L., AND RIXNER, S. Scheduling I/O in virtual machine monitors. In VEE (2008), pp. 14-24.
27. OPROFILE. A system profiler for Linux. http://http://oprofile. sourceforge.net.
28. PAN, S., CHERNG, C., DICK, K., AND LADNER, R. E. Algorithms to take advantage of hardware prefetching. In ALENEX (2007).
29. SINGH, B. Page/slab cache control in a virtualized environment. In Linux Symposium (2010), pp. 252-262.
30. SOARES, L., TAM, D., AND STUMM, M. Reducing the harmful effects of last-level cache polluters with an os-level, software-only pollute buffer. In MICRO (2008), pp. 258-269.
31. SRIKANTAIAH, S., KANDEMIR, M., AND IRWIN, M. J. Adaptive set pinning: managing shared caches in chip multiprocessors. In ASPLOS (2008), pp. 135-144.
32. SRINATH, S., MUTLU, O., KIM, H., AND PATT, Y. N. Feedback directed prefetching: Improving the performance and bandwidthefficiency of hardware prefetchers. In HPCA (2007), pp. 63-74.
33. SYSBENCH. Sysbench: a system performance benchmark. http://sysbench. sourceforge.net.
34. TAM, D., AZIMI, R., SOARES, L., AND STUMM, M. Managing shared L2 caches on multicore systems in software. In WIOSCA (2007).
35. TANG, L., MARS, J., VACHHARAJANI, N., HUNDT, R., AND SOFFA, M. L. The impact of memory subsystem resource sharing on datacenter applications. In ISCA (2011), pp. 283-294.
36. VERMA, S., KOPPELMAN, D.M., AND PENG, L. Efficient prefetching with hybrid schemes and use of program feedback to adjust prefetcher aggressiveness. Journal of Instruction-Level Parallelism, 13 (2011), 1-14.
37. VMWARE. VMware VMmark v1.0.0 Results - Dell PowerEdge R900. Technical Report, 2008.
38. VMWARE. Performance best practices for VMware vSphere 5.0. Technical Report, 2011.
39. WALDSPURGER, C. A. Memory resource management in vmware esx server. In SIGOPS Oper. Syst. Rev. (2002), pp. 181-194.
40. WU, C.-J., JALEEL, A., MARTONOSI, M., STEELY JR., S. C., AND EMER, J. PACMan: prefetch-aware cache management for high performance caching. In Micro (2011), pp. 442-453.
41. XIE, Y., AND LOH, G. H. PIPP: promotion/insertion pseudopartitioning of multi-core shared caches. In ISCA (2009), pp. 174-183.
42. ZHANG, E., JIANG, Y., AND SHEN, X. Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs? In PPoPP (2010), pp. 203-212.
43. ZHANG, X., DWARKADAS, S., AND SHEN, K. Towards practical page coloring-based multicore cache management. In Eurosys (2009), pp. 89-102.
44. ZHURAVLEV, S., BLAGODUROV, S., AND FEDOROVA, A. Addressing shared resource contention in multicore processors via scheduling. In ASPLOS (2010), pp. 129-142.