-
1
-
-
84900342836
-
Specomp: A new benchmark suite for measuring parallel computer performance
-
West Lafayette
-
V. Aslot, M. J. Domeika, R. Eigenmann, G. Gaertner, W. B. Jones, and B. Parady. Specomp: A new benchmark suite for measuring parallel computer performance. In Proc. of the International Workshop on OpenMP Applications and Tools, pages 1-10, West Lafayette, 2001.
-
(2001)
Proc. of the International Workshop on OpenMP Applications and Tools
, pp. 1-10
-
-
Aslot, V.1
Domeika, M.J.2
Eigenmann, R.3
Gaertner, G.4
Jones, W.B.5
Parady, B.6
-
6
-
-
27544432313
-
Optimizing replication, communication, and capacity allocation in cmps
-
Madison
-
Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Optimizing replication, communication, and capacity allocation in cmps. In Proc. of the 32nd Annual International Symposium on Computer Architecture, pages 357-368, Madison, 2005.
-
(2005)
Proc. of the 32nd Annual International Symposium on Computer Architecture
, pp. 357-368
-
-
Chishti, Z.1
Powell, M.D.2
Vijaykumar, T.N.3
-
7
-
-
0041906916
-
Runtime identification of cache conflict misses: The adaptive miss buffer
-
J. D. Collins and D. M. Tullsen. Runtime identification of cache conflict misses: The adaptive miss buffer. ACM Trans. Comput. Syst., 19(4):413-439, 2001.
-
(2001)
ACM Trans. Comput. Syst
, vol.19
, Issue.4
, pp. 413-439
-
-
Collins, J.D.1
Tullsen, D.M.2
-
8
-
-
0027309861
-
The detection and elimination of useless misses in multiprocessors
-
San Diego
-
M. Dubois, J. Skeppstedt, L. Ricciulli, K. Ramamurthy, and P. Stenstrom. The detection and elimination of useless misses in multiprocessors. In Proc. of the 20th Annual International Symposium on Computer Architecture, pages 88-97, San Diego, 1993.
-
(1993)
Proc. of the 20th Annual International Symposium on Computer Architecture
, pp. 88-97
-
-
Dubois, M.1
Skeppstedt, J.2
Ricciulli, L.3
Ramamurthy, K.4
Stenstrom, P.5
-
11
-
-
0024903997
-
Evaluating associativity in cpu caches
-
M. D. Hill and A. J. Smith. Evaluating associativity in cpu caches. IEEE Transactions on Computers, 38(12):1612-1629, 1989.
-
(1989)
IEEE Transactions on Computers
, vol.38
, Issue.12
, pp. 1612-1629
-
-
Hill, M.D.1
Smith, A.J.2
-
12
-
-
42549168687
-
Exploring the cache design space for large scale cmps
-
L. Hsu, R. Iyer, S. Makineni, S. Reinhardt, and D. Newell. Exploring the cache design space for large scale cmps. SIGARCH Computer Architecture News, 33(4):24-33, 2005.
-
(2005)
SIGARCH Computer Architecture News
, vol.33
, Issue.4
, pp. 24-33
-
-
Hsu, L.1
Iyer, R.2
Makineni, S.3
Reinhardt, S.4
Newell, D.5
-
13
-
-
0025429331
-
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
-
Seattle
-
N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proc. of the 17th Annual International Symposium on Computer Architecture, Seattle, 1990.
-
(1990)
Proc. of the 17th Annual International Symposium on Computer Architecture
-
-
Jouppi, N.P.1
-
15
-
-
20344374162
-
Niagara: A 32-way multithreaded sparc processor
-
P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25(2):21-29, 2005.
-
(2005)
IEEE Micro
, vol.25
, Issue.2
, pp. 21-29
-
-
Kongetira, P.1
Aingaran, K.2
Olukotun, K.3
-
17
-
-
33749382556
-
Dynamic helper threaded prefetching on the sun ultrasparc cmp processor
-
Barcelona
-
J. Lu, A. Das, W.-C. Hsu, K. Nguyen, and S. G. Abraham. Dynamic helper threaded prefetching on the sun ultrasparc cmp processor. In Proc. of the International Symposium on Microarchitecture, Barcelona, 2005.
-
(2005)
Proc. of the International Symposium on Microarchitecture
-
-
Lu, J.1
Das, A.2
Hsu, W.-C.3
Nguyen, K.4
Abraham, S.G.5
-
18
-
-
0036469676
-
Simics: A full system simulation platform
-
P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35(2):50-58, 2002.
-
(2002)
Computer
, vol.35
, Issue.2
, pp. 50-58
-
-
Magnusson, P.S.1
Christensson, M.2
Eskilson, J.3
Forsgren, D.4
Hallberg, G.5
Hogberg, J.6
Larsson, F.7
Moestedt, A.8
Werner, B.9
-
21
-
-
48449102571
-
Modeling cache sharing on chip multiprocessor architectures
-
P. Petoumenos, G. Keramidas, H. Zeffer, S. Kaxiras, and E. Hagersten. Modeling cache sharing on chip multiprocessor architectures. In Proc. of the IEEE International Symposium on Workload Characterization, 2006.
-
(2006)
Proc. of the IEEE International Symposium on Workload Characterization
-
-
Petoumenos, P.1
Keramidas, G.2
Zeffer, H.3
Kaxiras, S.4
Hagersten, E.5
-
24
-
-
33847108092
-
Coterminous locality and coterminous group data prefetching on chip-multiprocessors
-
Rhodes Island
-
X. Shi, Z. Yang, J. Peir, L. Peng, Y.-K. Chen, Lee, and Liang. Coterminous locality and coterminous group data prefetching on chip-multiprocessors. In Proc. of the 20th International Parallel and Distributed Processing Symposium, Rhodes Island, 2006.
-
(2006)
Proc. of the 20th International Parallel and Distributed Processing Symposium
-
-
Shi, X.1
Yang, Z.2
Peir, J.3
Peng, L.4
Chen, Y.-K.5
Lee6
Liang7
-
25
-
-
25844437046
-
Power5 system microarchitecture
-
B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. Power5 system microarchitecture. IBM J. Res. Dev., 49(4/5):505-521, 2005.
-
(2005)
IBM J. Res. Dev
, vol.49
, Issue.4-5
, pp. 505-521
-
-
Sinharoy, B.1
Kalla, R.N.2
Tendler, J.M.3
Eickemeyer, R.J.4
Joyner, J.B.5
-
30
-
-
1642371317
-
Dynamic Partitioning of Shared Cache Memory
-
Apr
-
G. E. Suh, L. Rudolph, and S. Devadas Dynamic Partitioning of Shared Cache Memory. J. Supercomput. 28, 1, Apr. 2004, 7-26.
-
(2004)
J. Supercomput
, vol.28
, Issue.1
, pp. 7-26
-
-
Suh, G.E.1
Rudolph, L.2
Devadas, S.3
-
33
-
-
34047120795
-
Application-specific reconfigurable xor-indexing to eliminate cache conflict misses
-
Munich
-
H. Vandierendonck, P. Manet, and J.-D. Legat. Application-specific reconfigurable xor-indexing to eliminate cache conflict misses. In Proc. of the Conference on Design, Automation and Test in Europe, pages 357-362, Munich, 2006.
-
(2006)
Proc. of the Conference on Design, Automation and Test in Europe
, pp. 357-362
-
-
Vandierendonck, H.1
Manet, P.2
Legat, J.-D.3
|