A multiple code-rate turbo decoder based on reciprocal dual trellis architecture

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 1496-1499

  Lin, Chen Yang ^a   Wong, Cheng Chi ^a   Chang, Hsie Chia ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL EFFICIENCY; HARDWARE COMPLEXITY; HIGH RADIX; MULTIPLE CODES; SIMULATION RESULT; STORAGE UNITS; TRELLIS COMPLEXITY; TURBO DECODERS; W-CDMA SYSTEM;

BLOCK CODES; FABRICS;

DECODING;

EID: 77955985782     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537361     Document Type: Conference Paper

References (7)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit errorcorrecting coding and decoding: turbo-codes," in Proc. IEEE Int. Conf. Commun., May 1993, pp. 1064-1070.
2. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol," IEEE Trans. Inform. Theory, vol. IT-20, pp. 284-287, Mar. 1974.
3. L. H. C. Lee, "New rate-compatible punctured convolutional codes for viterbi decoding," IEEE Trans. Commun., vol. 42, no. 12, pp. 3073-3079, DEC. 1994.
4. S. Riedel, "Map decoding of convolutional codes using reciprocal dual codes," IEEE Trans. Inform. Theory, vol. 44, no. 3, pp. 1176-1187, MAY. 1998.
5. S. S and S. S. Pietrobon, "Log domain implementation of the dual-app algorithm," Australian Commun. Theory Workshop, pp. 100-104, Feb. 2005.
6. C. Shung, P. Siegel, G. Ungerboeck, and H. Thapar, "VLSI architertures for metric normalization in the Viterbi algorithm," in Int. Conf. Communications, vol. 4, Atlanta, CA, Apr. 1990, pp. 1723-1728.
7. M. Bickerstaff, L. Davis, C. Thomas, D. Garrett, and C. Nicol, "A 24mb/s radix-4 log map turbo decoder for 3gpp-hsdpa mobile wireless," in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 150-151.