SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 7, 2002, Pages 904-910

A 100-Mb/s 2.8-V CMOS current-mode analog Viterbi decoder

(2) Demosthenous, Andreas a,b Taylor, John a,b,c

a IEEE (United Kingdom)

b UNIVERSITY COLLEGE LONDON (United Kingdom)

c University of Bath (United Kingdom)

Author keywords

Analog Viterbi decoding; Convolutional decoders; Current mode circuits; Switched current circuits

Indexed keywords

ANALOG VITERBI DECODING; CURRENT-MODE CIRCUITS;

ALGORITHMS; DECODING; SATELLITE COMMUNICATION SYSTEMS; TRANSISTORS;

CMOS INTEGRATED CIRCUITS;

EID: 0036641435 PISSN: 00189200 EISSN: None Source Type: Journal
DOI: 10.1109/JSSC.2002.1015689 Document Type: Article

Times cited : (25)

References (22)

1
- 0015142169
- Viterbi decoding for satellite and space communication
- Oct.
- (1971) IEEE Trans. Commun. Technol. , vol.COM-19 , pp. 835-848
- Heller, J.A.¹ Jacobs, I.M.²

2
- 0032022689
- Low-power Viterbi decoder for CDMA mobile terminals
- Mar.
- (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 473-482
- Kang¹ Wilson A.N., Jr.²

3
- 0034500535
- A multistandard set-top box channel decoder
- Lafayette, LA, Oct.
- (2000) IEEE Workshop Signal Processing Systems (SiPS) , pp. 295-304
- Sohi, N.¹ Gulak, P.G.²

4
- 0027845020
- An integrated analog CMOS Viterbi detector for digital magnetic recording
- Dec.
- (1993) IEEE J. Solid-State Circuits , vol.28 , pp. 1294-1302
- Matthews, T.W.¹ Spencer, R.R.²

5
- 0028015471
- A 72-Mb/s PRML disk-drive channel chip with an analog sampled-data signal processor
- San Francisco, CA, Feb.
- (1994) IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers , pp. 278-279
- Yamasaki, R.G.¹ Pan, T.P.² Palmer, M.³ Browning, D.⁴

6
- 0030285064
- A PRML read/write channel IC using analog signal processing for 200-Mb/s HDD
- Nov.
- (1996) IEEE J. Solid-State Circuits , vol.31 , pp. 1817-1830
- Parsi, K.¹

7
- 0031672569
- An integrated 200-MHz 3.3-V BiCMOS class-IV partial-response analog Viterbi decoder
- Jan.
- (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 61-75
- Shakiba, M.H.¹ Johns, D.A.² Martin, K.W.³

8
- 0031654076
- An analog EPR4 Viterbi detector in read channel IC for magnetic hard drive
- San Francisco, CA, Feb.
- (1998) IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers , pp. 380-381
- Fukahori, K.¹

9
- 0033878417
- A 100-MHz 350-mW 0.6-μm CMOS 16-state generalized-target Viterbi detector for disk-drive read channels
- Mar.
- (2000) IEEE J. Solid-State Circuits , vol.35 , pp. 362-370
- Sridharan, S.¹ Carley, L.R.²

10
- 0032632278
- A PRML detector for a DVDR system
- May
- (1999) IEEE Trans. Consumer Electron. , vol.45 , pp. 278-285
- Lee, C.H.¹ Cho, Y.S.²

11
- 0015600423
- The Viterbi algorithm
- Mar.
- (1973) Proc. IEEE , vol.61 , pp. 268-278
- Forney D.G., Jr.¹

12
- 0032268116
- BiCMOS circuits for analog Viterbi decoders
- Dec.
- (1998) IEEE Trans. Circuits Syst. II , vol.45 , pp. 1527-1537
- Shakiba, M.H.¹ Johns, D.A.² Martin, K.W.³

13
- 0033697543
- Integrated 64-state parallel analog Viterbi decoder
- Geneva, Switzerland, May
- (2000) Proc. IEEE Int. Symp. Circuits Syst. (ISCAS) , vol.4 , pp. 761-764
- He, K.¹ Cauwenberghs, G.²

14
- 0033712751
- A 550-Mb/s radix-4 bit-level pipelined 16-State 0.25-μm CMOS Viterbi decoder
- Boston, MA, July
- (2000) Proc. IEEE Int. Conf. Application-Specific Systems, Architectures and Processors (ASAP) , pp. 195-199
- Gierenz, V.¹ Weiß, O.² Noll, T.G.³ Carew, I.⁴ Ashley, J.⁵ Karabed, R.⁶

15
- 0035481273
- Effects of signal-dependant errors on the performance of switched-current Viterbi decoders
- Oct.
- (2001) IEEE Trans. Circuits Syst. I , vol.48 , pp. 1225-1228
- Demosthenous, A.¹ Taylor, J.²

16
- 0029375555
- Implementing the Viterbi algorithm
- Sept.
- (1995) IEEE Signal Processing Mag. , vol.12 , pp. 42-52
- Lou, H.-L.¹

17
- 0023362199
- A 4-MHz CMOS continuous-time filter with on-chip automatic tuning
- June
- (1988) IEEE J. Solid-State Circuits , vol.23 , pp. 750-758
- Krummenacher, F.¹ Joehl, N.²

18
- 0003953117
- London, U.K.: Peregrinus
- (1993) Switched-Currents: An Analogue Technique for Digital Technology
- Toumazou, C.¹ Hughes, J.B.² Battersby, N.C.³

19
- 0024719912
- Dummy transistor compensation of analog MOS switches
- Aug.
- (1989) IEEE J. Solid-State Circuits , vol.24 , pp. 1143-1146
- Eichenberger, C.¹ Guggenbühl, W.²

20
- 0023330760
- Measurement and analysis of charge injection in MOS analog switches
- Apr.
- (1987) IEEE J. Solid-State Circuits , vol.22 , pp. 277-281
- Shieh, J.-H.¹ Patel, M.² Sheu, B.J.³

21
- 0027558198
- Architectural tradeoff for survivor sequence memory management in Viterbi decoders
- Mar.
- (1993) IEEE Trans. Commun. , vol.41 , pp. 425-429
- Feygin, G.¹ Gulak, P.G.²

22
- 0031188074
- Design strategies and decoupling techniques for reducing the effects of electrical interference in mixed-mode ICs
- July
- (1997) IEEE J. Solid-State Circuits , vol.32 , pp. 1136-1141
- Ingels, M.¹ Steyaert, M.S.J.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.