A 0.35-μm CMOS analog turbo decoder for the 40-bit rate 1/3 UMTS channel code

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 3, 2005, Pages 753-761

  Vogrig, Daniele ^a   Graell I Amat, Alexandre ^b,c   Gerosa, Andrea ^a   Montorsi, Guido ^b   Neviani, Andrea ^a   Benedetto, Sergio ^b  

^a UNIVERSITY OF PADOVA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

^c UNIVERSITAT POMPEU FABRA   (Spain)

Author keywords

Analog decoding; Iterative decoding; Neuromorphic circuits; Translinear circuits; Turbo Codes; Weak inversion

Indexed keywords

ALGORITHMS; BIT ERROR RATE; CHANNEL CAPACITY; DECODING; ERROR CORRECTION; PROBABILITY; TRELLIS CODES; TURBO CODES;

ANALOG DECODING; ITERATIVE DECODING; NEUROMORPHIC CIRCUITS; TRANSLINEAR CIRCUITS; WEAK INVERSIONS;

CMOS INTEGRATED CIRCUITS;

EID: 16244386258     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.843628     Document Type: Article

References (31)

1. H.-A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tarköy, "Probability propagation and decoding in analog VLSI," in Pmc. Int. Symp. Information Theory, Cambridge, MA, 1998, p. 146.
2. J. Hagenauer and M. Winkelhofer, "The analog decoder," in Proc. Int. Symp. Information Theory, Cambridge, MA, 1998, p. 145.
3. F. Lustenberger, M. Helfenstein, G. S. Moschytz, H.-A. Loeliger, and F. Tarköy, "All-analog decoder for a binary (18, 9, 5) tail-biting trellis code," in Proc. Eur. Solid State Circuits Conf., Duisburg, Germany, Sep. 1999, pp. 362-365.
4. M. Moerz, T. Gabara, R. Yan, and J. Hagenauer, "An analog 0.25 μm BiCMOS taibiting MAP decoder," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2000, pp. 356-357.
5. F. Lustenberger, "On the Design of Analog VLSI Iterative Decoders," Ph.D. Dissertation, ETH, Zurich, Switzerland, 2000.
6. C. Winstead, J. Dai, S. Yu, C. Myers, R. R. Harrison, and C. Schlegel, "CMOS analog MAP decoder for (8,4) Hamming code," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 122-131, Jan. 2004.
7. V. C. Gaudet and P. G. Gulak, "A 13.3-Mb/s 0.35-um CMOS analog Turbo decoder IC with a configurable interleaver," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 2010-2015, Nov. 2003.
8. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo Codes," in Proc. Int. Conf. Communications, Geneva, Switzerland, May 1993, pp. 1064-1070.
9. R. G. Gallager, "Low density parity check codes," IRE Trans. Inform. Theory, vol. IT, pp. 21-28, Jan. 1962.
10. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Information Theory, vol. 45, no. 3, pp. 399-431, Mar. 1999.
11. "Third Generation Partnership Project (3GPP),", 3G TS 25.212, v3.5.0, Multiplexing and Channel Coding (FDD), 2000.
12. A. Graell i Amat, S. Benedetto, G. Montorsi, D. Vogrig, A. Neviani, and A. Gerosa, "An analog Turbo decoder for the UMTS standard," in Proc. IEEE Int. Symp. Information Theory (ISIST 2004), Chicago, IL, Jun.-Jul. 2004, p. 296.
13. J. Hagenauer, "The Turbo principle: tutorial introduction and state of the art," in Proc. Int. Symp. Turbo Codes and Rel. Topics, Sep. 1997, pp. 1-11.
14. H.-A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tarköy, "Probability propagation and decoding in analog VLSI," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 837-843, Feb. 2001.
15. S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollara, "Soft-input soft-output modules for the construction and distributed iterative decoding of code networks," Eur. Trans. Telecommun., vol. 9, pp. 155-172, Mar. 1998.
16. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans. Inform. Theory, vol. 20, no. 3, pp. 284-287, Mar. 1974.
17. J. B. Anderson and S. M. Hladik, "Tailbiting MAP decoders," IEEE J. Select. Areas Commun., vol. 16, no. 2, pp. 297-302, Feb. 1998.
18. A. Xotta, D. Vogrig, A. Gerosa, A. Neviani, A. Graell i Amat, G. Montorsi, M. Bruccoleri, and G. Betti, "An all-analog implementation of a Turbo decoder for hard-disk drive read channels," in Proc. Int. Symp. Circuits and Systems, May 2002, pp. V-69-V-72.
19. C. Winstead, J. Dai, W. J. Kim, S. Little, Y.-B. Kim, C. Myers, and C. Schlegel, "Analog MAP decoder for (8,4) Hamming code in sub-threshold CMOS," in Proc. Advanced Research in VLSI Conf., Mar. 2001, pp. 132-147.
20. B. Gilbert, "A precise four-quadrant multiplier with subnanosecond response," IEEE J. Solid-State Circuits, vol. 3, no. 4, pp. 365-373, Dec. 1968.
21. M. Perenzoni, A. Gerosa, and A. Neviani, "Analog CMOS implementation of Gallager's iterative decoding algorithm applied to a block Turbo Code," in Proc. IEEE Int. Symp. Circuits and Systems, vol. V, Bangkok, Thailand, May 2003, pp. 813-816.
22. H.-A. Loeliger, "Decoding and equalization: iterative algorithms and analog networks," presented at the IMA Talks 1999 Summer Program: Codes, Systems and Graphical Models, Minneapolis, MN, Aug. 1999.
23. G. Montorsi and S. Benedetto, "Design of fixed-point iterative decoders for concatenated codes with interleavers," IEEE J. Select. Areas Commun., vol. 19, no. 5, pp. 871-882, May 2001.
24. S. Hemati and A. H. Banihashemi, "On the dynamics of analog asynchronous iterative decoders," presented at the 41st Annu. Allerton Conf. Communication, Control, and Computing, Urbana-Champaign, IL, Oct. 2003.
25. F. Lustenberger and H.-A. Loeliger, "On mismatch errors in analog-VLSI error correcting decoders," in Proc. Int. Symp. Circuits and Systems, vol. IV, Sydney, Australia, May 2001, pp. 198-201.
26. J. Dai, "Design Methodology for Analog VLSI Implementations of Error Control Decoders," Ph.D. dissertation, Univ. Utah, Salt Lake, 2001.
27. M. A. Bickerstaff, D. Garrett, T. Prokop, C. Thomas, B. Widdup, G. Zhou, L. M. Davis, G. Woodward, C. Nicol, and R.-H. Yan, "A unified Turbo/Viterbi channel decoder for 3GPP mobile wireless in 0.18 μm CMOS," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1555-1564, Nov. 2002.
28. M. A. Bickerstaff, L. M. Davis, C. Thomas, D. Garrett, and C. Nicol, "A 24 Mb/s radix-4 logMAP Turbo decoder for 3GPP-HSDPA mobile wireless," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2003, pp. 150-151.
29. M. Moerz, "Analog sliding window decoder for mixed signal Turbo decoder," in Proc. ITG Conf. Source and Channel Coding, Erlangen, Feb. 2004. pp. 63-70.
30. A. Graell i Amat, G. Montorsi, and S. Benedetto, "Design and decoding of optimal high-rate convolutional codes," IEEE Trans. Inform. Theory, vol. 50, no. 3, pp. 867-881, May 2004.
31. V. C. Gaudet, R. J. Gaudet, and P. G. Gulak, "Programmable interleaver design for analog iterative decoders," IEEE Trans. Circuits Syst. II, vol. 49, no. 7, pp. 457-464, Jul. 2002.