A flexible framework for Throttling-Enabled Multicore Management (TEMM)

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2012, Pages 389-398

  Zhang, Xiao ^a,b   Zhong, Rongrong ^a,c   Dwarkadas, Sandhya ^a   Shen, Kai ^a  

^a University of Rochester   (United States)

^b GOOGLE INC   (United States)

^c Yahoo ^*  (United States)

Author keywords

duty cycle modulation; Hardware throttling; Mutilcore; resource management

Indexed keywords

CHIP-LEVEL; CONFIGURATION SPACE; DUTY-CYCLE MODULATIONS; EXHAUSTIVE SEARCH; FLEXIBLE FRAMEWORK; HIGH QUALITY; HILL CLIMBING; MODEL PREDICTION; MULTI CORE; MUTILCORE; RESOURCE CONSUMPTION; RESOURCE MANAGEMENT; SEARCH QUALITY; SEARCH RESULTS; THROTTLING MECHANISM;

MODULATION; NATURAL RESOURCES MANAGEMENT; NEWTON-RAPHSON METHOD; NUMERICAL ANALYSIS; RESOURCE ALLOCATION;

HARDWARE;

EID: 84871107013     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2012.8     Document Type: Conference Paper

References (31)

1. T. Moscibroda and O. Mutlu, "Memory performance attacks: Denial of memory service in multi-core systems," in USENIX Security Symp., Boston, MA, 2007, pp. 257-274.
2. A. Herdrich, R. Illikkal, R. Iyer, D. Newell, V. Chadha, and J. Moses, "Rate-based QoS techniques for cache/memory in CMP platforms," in 23rd International Conference on Supercomputing (ICS), Yorktown Heights, NY, Jun. 2009.
3. X. Zhang, S. Dwarkadas, and K. Shen, "Hardware execution throttling for multi-core resource management," in USENIX Annual Technical Conf. (USENIX), Santa Diego, CA, Jun. 2009.
4. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. Patt, "Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems," in Proc. of the 15th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, Pittsburgh, PA, mar 2010, pp. 335-346.
5. "IA-32 Intel architecture software developer's manual," 2008, http://www.intel.com/products/processor/manuals/.
6. D. Tam, R. Azimi, L. Soares, and M. Stumm, "Managing shared L2 caches on multicore systems in software," in Workshop on the Interaction between Operating Systems and Computer Architecture, San Diego, CA, Jun. 2007.
7. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," in Int'l Symp. on High-Performance Computer Architecture (HPCA), Salt Lake, UT, Feb. 2008, pp. 367-378.
8. L. Soares, D. Tam, and M. Stumm, "Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer," in 41th Int'l Symp. on Microarchitecture (Micro), Lake Como, ITALY, Nov. 2008, pp. 258-269.
9. X. Zhang, S. Dwarkadas, and K. Shen, "Towards practical page coloring-based multicore cache management," in Proceedings of the Fourth EuroSys Conference, Nuremberg, Germany, Apr. 2009.
10. A. Fedorova, M. Seltzer, and M. Smith, "Improving performance isolation on chip multiprocessors via an operating system scheduler," in 16th Int'l Conf. on Parallel Architecture and Compilation Techniques (PACT), Brasov, Romania, Sep. 2007, pp. 25-36.
11. "Intel core2 duo and dual-core thermal and mechanical design guidelines," 2009, http://www.intel.com/design/core2duo/documentation.htm.
12. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai, "The impact of performance asymmetry in emerging multicore architectures," in Int'l Symp. on Computer Architecture, 2005, pp. 506-517.
13. R. West, P. Zaroo, C. Waldspurger, and X. Zhang, "Online cache modeling for commodity multicore processors," Operating Systems Review, vol. 44, no. 4, Dec. 2010.
14. A. Naveh, E. Rotem, A. Mendelson, S. Gochman, R. Chabukswar, K. Krishnan, and A. Kumar, "Power and thermal management in the Intel Core Duo processor," Intel Technology Journal, vol. 10, no. 2, pp. 109-122, 2006.
15. "Intel turbo boost technology in intel core microarchitecture (Nehalem) based processors," Nov. 2008, http://download.intel.com/design/ processor/applnots/320354.pdf.
16. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni, "Communist, utilitarian, and capitalist cache policies on CMPs: Caches as a shared resource," in Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT), Sep. 2006, pp. 13-22.
17. K. Shen, C. Stewart, C. Li, and X. Li, "Reference-driven performance anomaly identification," in ACM SIGMETRICS, Seattle, WA, Jun. 2009, pp. 85-96.
18. X. Zhang, K. Shen, S. Dwarkadas, and R. Zhong, "An evaluation of perchip nonuniform frequency scaling on multicores," in USENIX Annual Technical Conf. (USENIX), Boston, MA, Jun. 2010.
19. M. Arlitt and T. Jin, "Workload Characterization of the 1998 World Cup Web Site," HP Laboratories Palo Alto, Tech. Rep. HPL-1999-35, 1999.
20. G. E. Suh, L. Rudolph, and S. Devadas, "Dynamic partitioning of shared cache memory," in The Journal of Supercomputing 28, 2004, pp. 7-26.
21. K. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith, "Fair queuing memory systems," in 39th Int'l Symp. on Microarchitecture (Micro), Orlando, FL, Dec. 2006, pp. 208-222.
22. M. Qureshi and Y. Patt, "Utility-based cache partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches," in 39th Int'l Symp. on Microarchitecture (Micro), Orlando, FL, Dec. 2006, pp. 423-432.
23. L. Zhao, R. Iyer, R. Illikkal, J. Moses, D. Newell, and S. Makineni, "CacheScouts: Fine-grain monitoring of shared caches in CMP platforms," in 16th Int'l Conf. on Parallel Architecture and Compilation Techniques (PACT), Brasov, Romania, Sep. 2007, pp. 339-352.
24. D. Tam, R. Azimi, L. Soares, and M. Stumm, "Thread clustering: sharing-aware scheduling on smp-cmp-smt multiprocessors," in Proceedings of the 2nd ACM SIGOPS/Eurosys European Conference on Computer Systems, Lisbon, Portugal, Mar. 2007.
25. O. Mutlu and T. Moscibroda, "Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems," in International Symposium on Computer Architecture (ISCA), Beijing, China, Jun. 2008, pp. 63-74.
26. M. Awasthi, K. Sudan, R. Balasubramonian, and J. Carter, "Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches," in 15th Int'l Symp. on High-Performance Computer Architecture, Raleigh, NC, Feb. 2009.
27. K. Shen, "Request behavior variations," in 15th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Pittsburgh, PA, Mar. 2010.
28. S. Cho and L. Jin, "Managing distributed, shared L2 caches through OSlevel page allocation," in 39th Int'l Symp. on Microarchitecture (Micro), Orlando, FL, Dec. 2006, pp. 455-468.
29. J. Li and J. F. Martnez, "Dynamic power-performance adaptation of parallel computation on chip multiprocessors," in Int'l Symp. on High- Performance Computer Architecture (HPCA), Feb. 2006, pp. 77-87.
30. X. Wang, C. Lefurgy, and M. Ware, "Managing peak system-leavel power with feedback control," IBM Research Tech Report RC23835, Tech. Rep., Nov. 2005.
31. Y. Wang, K. Mai, and X. Wang, "Temperature-constrained power control for chip multiprocessors with online model estimation," in 36th Int'l Symp. on Computer Architecture (ISCA), Jun. 2009.