Memory performance attacks: Denial of memory service in multi-core systems

16th USENIX Security Symposium

Volumn , Issue , 2007, Pages 257-274

  Moscibroda, Thomas ^a   Mutlu, Onur ^a  

^a MICROSOFT RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DENIAL-OF-SERVICE ATTACK; DYNAMIC RANDOM ACCESS STORAGE; LAPTOP COMPUTERS; MEMORY ARCHITECTURE;

DENIAL OF SERVICE; HIGH PERFORMANCE PROCESSORS; MEMORY PERFORMANCE; MEMORY SYSTEM ARCHITECTURES; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; MULTIPLE PROGRAM; PERFORMANCE IMPACT;

MULTICORE PROGRAMMING;

EID: 52649128991     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (42)

1. Advanced Micro Devices. AMD Opteron. http://www.amd.com/us-en/Processors/ProductInformation/.
2. J. H. Anderson, A. Block, and A. Srinivasan. Quick-release fair scheduling. In RTSS, 2003.
3. J. C. Bennett and H. Zhang. Hierarchical packet fair queueing algorithms. In SIGCOMM, 1996.
4. J. Bruno et al. Disk scheduling with quality of service guarantees. In Proceedings of IEEE Conference on Multimedia Computing and Systems, 1999.
5. A. Chander, J. C. Mitchell, and I. Shin. Mobile code security by Java bytecode instrumentation. In DARPA Information Survivability Conference & Exposition, 2001.
6. A. Chandra, M. Adler, P. Goyal, and P. Shenoy. Surplus fair scheduling: A proportional-share CPU scheduling algorithm for symmetric multiprocessors. In OSDI-4, 2000.
7. R. S. Cox, J. G. Hansen, S. D. Gribble, and H. M. Levy. A safety-oriented platform for web applications. In IEEE Symposium on Security and Privacy, 2006.
8. V. Cuppu, B. Jacob, B. Davis, and T. Mudge. A performance comparison of contemporary DRAM architectures. In ISCA-26, 1999.
9. A. Fedorova, M. Seltzer, and M. D. Smith. Cache-fair thread scheduling for multi-core processors. Technical Report TR-17-06, Harvard University, Oct. 2006.
10. T. Garfinkel, B. Pfaff, J. Chow, M. Rosenblum, and D. Boneh. Terra: A virtual machine-based platform for trusted computing. In SOSP, 2003.
11. S. Gochman et al. The Intel Pentium M processor: Microarchitecture and performance. Intel Technology Journal, 7(2), May 2003.
12. D. Grunwald and S. Ghiasi. Microarchitectural denial of service: Insuring microarchitectural fairness. In MICRO-35, 2002.
13. J. Hasan et al. Heat stroke: power-density-based denial of service in SMT. In HPCA-11, 2005.
14. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni. Communist, utilitarian, and capitalist cache policies on CMPs: Caches as a shared resource. In PACT-15, 2006.
15. I. Hur and C. Lin. Adaptive history-based memory schedulers. In MICRO-37, 2004.
16. Intel Corporation. Intel Develops Tera-Scale Research Chips. http://www.intel.com/pressroom/archive/releases/20060926corp b.htm.
17. Intel Corporation. Pentium D. http://www.intel.com/products/processor number/chart/ pentium d.htm.
18. Intel Corporation. Terascale computing. http://www.intel.com/research/platform/ terascale/index.htm.
19. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. PACT-13, 2004.
20. C. K. Luk et al. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI, 2005.
21. J. D. McCalpin. STREAM: Sustainable memory bandwidth in high performance computers. http://www.cs.virginia.edu/stream/.
22. C. Natarajan, B. Christenson, and F. Briggs. A study of performance impact of memory controller features in multi-processor server environment. In WMPI, 2004.
23. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In MICRO-39, 2006.
24. A. K. Parekh. A Generalized Processor Sharing Approach to Flow Control in Integrated Service Networks. PhD thesis, MIT, 1992.
25. D. Peterson, M. Bishop, and R. Pandey. A flexible containment mechanism for executing untrusted code. In 11th USENIX Security Symposium, 2002.
26. T. Pradhan and J. Haritsa. Efficient fair disk schedulers. In 3rd Conference on Advanced Computing, 1995.
27. V. Prevelakis and D. Spinellis. Sandboxing applications. In USENIX 2001 Technical Conf.: FreeNIX Track, 2001.
28. N. Rafique et al. Architectural support for operating system-driven CMP cache management. In PACT-15, 2006.
29. S. Rixner. Memory controller optimizations for web servers. In MICRO-37, 2004.
30. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In ISCA-27, 2000.
31. A. Rogers, M. C. Carlisle, J. Reppy, and L. Hendren. Supporting dynamic data structures on distributed memory machines. ACM Transactions on Programming Languages and Systems, 17(2):233–263, Mar. 1995.
32. T. Sherwood et al. Automatically characterizing large scale program behavior. In ASPLOS-X, 2002.
33. E. Sprangle and O. Mutlu. Method and apparatus to control memory accesses. U.S. Patent 6,799,257, 2004.
34. Standard Performance Evaluation Corporation. SPEC CPU2000. http://www.spec.org/cpu2000/.
35. G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. HPCA-8, 2002.
36. D. Wang et al. DRAMsim: A memory system simulator. Computer Architecture News, 33(4):100–107, 2005.
37. Y.-M. Wang et al. Checkpointing and its applications. In FTCS-25, 1995.
38. D. H. Woo and H.-H. S. Lee. Analyzing performance vulnerability due to resource denial of service attack on chip multiprocessors. In Workshop on Chip Multiprocessor Memory Systems and Interconnects, Feb. 2007.
39. W. Wulf and S. McKee. Hitting the memory wall: Implications of the obvious. ACM Computer Architecture News, 23(1), 1995.
40. H. Zhang. Service disciplines for guaranteed performance service in packet-switching networks. In Proceedings of the IEEE, 1995.
41. Z. Zhang, Z. Zhu, and X. Zhang. A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. In MICRO-33, 2000.
42. Z. Zhu and Z. Zhang. A performance comparison of DRAM memory system optimizations for SMT processors. In HPCA-11, 2005.