Hardware execution throttling for multi-core resource management

Proceedings of the 2009 USENIX Annual Technical Conference

Volumn , Issue , 2019, Pages 293-298

  Zhang, Xiao ^a   Dwarkadas, Sandhya ^a   Shen, Kai ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOTTLENECK RESOURCES; DUTY-CYCLE MODULATIONS; EFFICIENCY DEGRADATION; FINE-GRAINED CONTROL; RESOURCE MANAGEMENT; RUNNING APPLICATIONS; SYSTEM EFFICIENCY; THROTTLING MECHANISM;

EFFICIENCY;

EID: 85077083345     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. M. Awasthi, K. Sudan, R. Balasubramonian, and J. Carter. Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches. In 15th Int'l Symp. on High-Performance Computer Architecture, Raleigh, NC, Feb. 2009.
2. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The impact of performance asymmetry in emerging multicore architectures. In Int'l Symp. on Computer Architecture, pages 506-517, 2005.
3. D. Chiou. Extending the Reach of Microprocessors: Column and Curious Caching. PhD thesis, MIT, 1999.
4. S. Cho and L. Jin. Managing distributed, shared L2 caches through OS-level page allocation. In 39th Int'l Symp. on Microarchitecture, pages 455-468, Orlando, FL, Dec. 2006.
5. A. Fedorova, M. Seltzer, and M. Smith. Improving performance isolation on chip multiprocessors via an operating system scheduler. In 16th Int'l Conf. on Parallel Architecture and Compilation Techniques, pages 25-36, Brasov, Romania, Sept. 2007.
6. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni. Communist, utilitarian, and capitalist cache policies on CMPs: Caches as a shared resource. In 15th Int'l Conf. on Parallel Architectures and Compilation Techniques, pages 13-22, Seattle, WA, 2006.
7. IA-32 Intel architecture software developer's manual, 2008.
8. R. Kessler and M. Hill. Page placement algorithms for large real-indexed caches. ACM Trans. on Computer Systems, 10(4):338-359, Nov. 1992.
9. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Int'l Symp. on High-Performance Computer Architecture, Salt Lake, UT, Feb. 2008.
10. T. Moscibroda and O. Mutlu. Memory performance attacks: Denial of memory service in multi-core systems. In USENIX Security Symp., pages 257-274, Boston, MA, 2007.
11. A. Naveh, E. Rotem, A. Mendelson, S. Gochman, R. Chabukswar, K. Krishnan, and A. Kumar. Power and thermal management in the Intel Core Duo processor. Intel Technology Journal, 10(2):109-122, 2006.
12. T. Romer, D. Lee, B. Bershad, and J. Chen. Dynamic page mapping policies for cache conflict resolution on standard hardware. In First USENIX Symp. on Operating Systems Design and Implementation, pages 255-266, Monterey, CA, Nov. 1994.
13. L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer. In 41st Int'l Symp. on Microarchitecture, Lake Como, ITALY, Nov. 2008.
14. G. Suh, L. Rudolph, and S. Devadas. Dynamic cache partitioning for simultaneous multithreading systems. In IASTED Int'l Conf. on Parallel and Distributed Computing and Systems, Anaheim, CA, Aug. 2001.
15. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing shared L2 caches on multicore systems in software. In Workshop on the Interaction between Operating Systems and Computer Architecture, San Diego, CA, June 2007.
16. X. Zhang, S. Dwarkadas, and K. Shen. Towards practical page coloring-based multicore cache management. In 4th European Conf. on Computer systems, Nuremberg, Germany, Apr. 2009.
17. L. Zhao, R. Iyer, R. Illikkal, J. Moses, D. Newell, and S. Makineni. CacheScouts: Fine-grain monitoring of shared caches in CMP platforms. In 16th Int'l Conf. on Parallel Architecture and Compilation Techniques, pages 339-352, Brasov, Romania, Sept. 2007.