Methodology for the design of analog integrated interfaces using contracts

IEEE Sensors Journal

Volumn 12, Issue 12, 2012, Pages 3329-3345

  Nuzzo, Pierluigi ^a   Sangiovanni Vincentelli, Alberto ^a   Sun, Xuening ^a   Puggelli, Alberto ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analog and mixed signal design; automotive sensor interfaces; contract based design; integrated sensor interface modeling; platform based design; ultrawideband

Indexed keywords

ACTIVE SAFETY; ANALOG AND MIXED-SIGNAL DESIGN; AUTOMOTIVE SENSORS; CIRCUIT BEHAVIORS; COMPOSITION RULE; COMPOSITIONAL METHOD; CORRECT-BY-CONSTRUCTION; INTEGRATED INTERFACE; INTEGRATED SENSORS; INTELLIGENT TIRES; LEVEL OF ABSTRACTION; MODEL BASED DEVELOPMENT; MODEL-BASED DESIGN; PERFORMANCE ESTIMATION; PLATFORM BASED DESIGN; PLATFORM-BASED DESIGN METHODOLOGY; RELIABLE SYSTEMS;

ABSTRACTING; ULTRA-WIDEBAND (UWB);

DESIGN;

EID: 84867861951     PISSN: 1530437X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSEN.2012.2211098     Document Type: Article

References (66)

1. F. Cohen, "The smarter grid," IEEE Security Privacy, vol. 8, no. 1, pp. 60-63, Feb. 2010.
2. M. Di Natale and A. L. Sangiovanni-Vincentelli, "Moving from federated to integrated architectures in automotive: The role of standards, methods and tools," Proc. IEEE, vol. 98, no. 4, pp. 603-620, Apr. 2010.
3. T. Isa, E. Fetz, and K.-R. Müller, "Recent advances in brain-machine interfaces," Neural Netw., vol. 22, pp. 1201-1202, Nov. 2009.
4. R. Aitken, J. Bautista, W. Maly, and J. Rabaey, "More Moore: Foolish, feasible, or fundamentally different?" in Proc. IEEE ACM Int. Conf. Comput.-Aided Des., Nov. 2008, pp. 1-10.
5. J. Sztipanovits and G. Karsai, "Model-integrated computing," Computer, vol. 30, no. 4, pp. 110-111, Apr. 1997.
6. A. Sangiovanni-Vincentelli, G. Yang, S. Shukla, D. Mathaikutty, and J. Sztipanovits, "Metamodeling: An emerging representation paradigm for system-level design," IEEE Des. Test Comput., vol. 26, no. 3, pp. 54-69, May 2009.
7. J. Eker, J. W. Janneck, E. Lee, J. Liu, X. Liu, J. Ludvig, S. Neuendorffer, S. Sachs, and Y. Xiong, "Taming heterogeneity ? the Ptolemy approach," Proc. IEEE, vol. 91, no. 1, pp. 127-144, Jan. 2003.
8. L. Doyen, T. A. Henzinger, B. Jobstmann, and T. Petrov, "Interface theories with component reuse," in Proc. IEEE ACM Int. Conf. Embedded Software, 2008, pp. 79-88.
9. A. Sangiovanni-Vincentelli, "Quo vadis, SLD: Reasoning about the trends and challenges of system level design," Proc. IEEE, vol. 95, no. 3, pp. 467-506, Mar. 2007.
10. K. Keutzer, S. Malik, R. Newton, J. Rabaey, and A. Sangiovanni Vincentelli, "System level design: Orthogonalization of concerns and platformbased design," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, no. 12, pp. 1523-1543, Dec. 2000.
11. R. De Bernardinis, P. Nuzzo, and A. Sangiovanni Vincentelli, "Mixed signal design space exploration through analog platforms," in Proc. IEEE ACM Des. Autom. Conf., Jun. 2005, pp. 875-880.
12. X. Sun, P. Nuzzo, C.-C. Wu, and A. Sangiovanni-Vincentelli, "Contractbased system-level composition of analog circuits," in Proc. IEEE ACM Des. Autom. Conf., Jul. 2009, pp. 605-610.
13. P. Nuzzo and A. Sangiovanni-Vincentelli, "Robustness in analog systems: Design techniques, methodologies and tools," in Proc. IEEE Symp. Ind. Embed. Syst., Jun. 2011, pp. 194-203.
14. G. Gielen and R. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," Proc. IEEE, vol. 88, no. 12, pp. 841- 846, Dec. 2000.
15. R. Rutenbar, G. Gielen, and J. Roychowdhury, "Hierarchical modeling, optimization, and synthesis for system-level analog and RF designs," Proc. IEEE, vol. 95, no. 3, pp. 640-669, Mar. 2007.
16. H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli, and I. Vassiliou, A Top-Down Constraint-Driven Design Methodology for Analog Integrated Circuits. Norwell, MA: Kluwer, 1997.
17. R. Harjani, R. Rutenbar, and L. Carley, "OASYS: A framework for analog circuit synthesis," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 8, no. 12, pp. 1247-1266, Dec. 1989.
18. T. Eeckelaert, T. McConaghy, and G. Gielen, "Efficient multiobjective synthesis of analog circuits using hierarchical Pareto-optimal performance hypersurfaces," in Proc. Des. Autom. Test Eur., Mar. 2005, pp. 1070-1075.
19. G. Stehr, H. Graeb, and K. Antreich, "Performance trade-off analysis of analog circuits by normal-boundary intersection," in Proc. IEEE ACM Des. Autom. Conf., Jun. 2003, pp. 958-963.
20. S. Tiwary, S. Velu, R. Rutenbar, and T. Mukherjee, "Pareto optimal modeling for efficient PLL optimization," in Proc. Int. Conf. Model. Simul. Microsyst., Mar. 2004, pp. 195-198.
21. M. del Mar Hershenson, S. P. Boyd, and T. H. Lee, "Optimal design of a CMOS op-amp via geometric programming," IEEE Trans. Comput.- Aided Des. Integr. Circuits Syst., vol. 20, no. 1, pp. 1-21, Jan. 2001.
22. M. Hershenson, "Design of pipeline analog-to-digital converters via geometric programming," in Proc. IEEE ACM Comput. Aided Des. Int. Conf., Nov. 2002, pp. 317-324.
23. D. Colleran, C. Portmann, A. Hassibi, C. Crusius, S. Mohan, S. Boyd, T. Lee, and M. Hershenson, "Optimization of phase-locked loop circuits via geometric programming," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2003, pp. 377-380.
24. R. Sredojevic and V. Stojanovic, "Optimization-based framework for simultaneous circuit-and-system design-space exploration: A high-speed link example," in Proc. IEEE ACM Int. Conf. Comput.-Aided Des., Nov. 2008, pp. 314-321.
25. X. Li, P. Gopalakrishnan, Y. Xu, and L. Pileggi, "Robust analog/RF circuit design with projection-based posynomial modeling," in Proc. IEEE ACM Int. Conf. Comput.-Aided Des., Nov. 2004, pp. 855-862.
26. F. De Bernardinis, M. I. Jordan, and A. Sangiovanni Vincentelli, "Support vector machines for analog circuit performance representation," in Proc. IEEE ACM Des. Autom. Conf., Jun. 2003, pp. 964-969.
27. T. McConaghy, T. Eecklaert, and G. Gielen, "CAFFEINE: Templatefree symbolic model generation of analog circuits via cananical form functions and genetic programming," in Proc. Des. Autom. Test Eur., Mar. 2005, pp. 1082-1087.
28. M. Horowitz, M. Jeeradit, F. Lau, S. Liao, B. Lim, and J. Mao, "Fortifying analog models with equivalence checking and coverage analysis," in Proc. IEEE ACM Des. Autom. Conf., Jun. 2010, pp. 425- 430.
29. Verilog AMS LRM 2.3.1. (2009, Jun.) [Online]. Available: http:// www.eda.org/verilog-ams/
30. VHDL-AMS IEEE 1076.1. (2012) [Online]. Available: http:// www.vhdl.org/analog/
31. System C-AMS Libraries. (2012) [Online]. Available: http://www.accellera. org/downloads/standards/systemc
32. CircuitBook. (2012) [Online]. Available: http://circuitbook.stanford.edu/
33. B. C. Lim, J. Kim, and M. Horowitz, "An efficient test vector generation for checking analog/mixed-signal functional models," in Proc. IEEE ACM Des. Autom. Conf., Jun. 2010, pp. 767-772.
34. P. Nuzzo, F. De Bernardinis, and A. Sangiovanni Vincentelli, "Platformbased mixed signal design: Optimizing a high-performance pipelined ADC," Analog Integr. Circuits Signal Process., vol. 49, no. 3, pp. 343- 358, 2006.
35. F. De Bernardinis, S. Gambini, F. Vincis, F. Svelto, R. Castello, and A. Sangiovanni Vincentelli, "Design space exploration for a UMTS front-end exploiting analog platforms," in Proc. IEEE ACM Int. Conf. Comput.-Aided Des., Nov. 2004, pp. 923-930.
36. Y. Li, F. D. Bernardinis, B. Otis, A. Sangiovanni-Vincentelli, and J. Rabaey, "A low-power mixed-signal baseband system design for wireless sensor networks," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2005, pp. 55-58.
37. P. Nuzzo, X. Sun, C.-C. Wu, F. De Bernardinis, and A. Sangiovanni- Vincentelli, "A platform-based methodology for system-level mixedsignal design," EURASIP J. Embedded Syst., vol. 2010, pp. 1-14, Jan. 2010.
38. L. Ingber, "Adaptive simulated annealing (asa): Lessons learned," Control Cybern., vol. 25, no. 4, pp. 33-54, 1996.
39. B. Meyer, "Applying 'design by contract'," Computer, vol. 25, no. 10, pp. 40-51, Oct. 1992.
40. M. Abadi and L. Cardelli, A Theory of Objects. New York: Springer- Verlag, 1996.
41. D. C. Schmidt, "Guest editor's introduction: Model-driven engineering," Computer, vol. 39, no. 2, pp. 25-31, Feb. 2006.
42. A. Benveniste, B. Caillaud, D. Nickovic, R. Passerone, J.-B. Raclet, P. Reinkemeier, A. Sangiovanni-Vincentelli, W. Damm, T. Henzinger, and K. Larsen, "Contracts for systems design," Proc. IEEE, 2013, to be published.
43. M. Westhead and S. Nadjm-Tehrani, "Verification of embedded systems using synchronous observers," in Proc. Int. Conf. Formal Tech. Real- Time Fault-Tolerant Syst., 1996, pp. 405-419.
44. A. Benveniste, B. Caillaud, A. Ferrari, L. Mangeruca, R. Passerone, and C. Sofronis, Formal Methods for Components and Objects, F. S. Boer, M. M. Bonsangue, S. Graf, and W.-P. Roever, Eds. New York: Springer-Verlag, 2008, pp. 200-225.
45. L. de Alfaro and T. A. Henzinger, "Interface automata," in Proc. Symp. Found. Software Eng.. 2001, pp. 109-120.
46. J.-B. Raclet, E. Badouel, A. Benveniste, B. Caillaud, A. Legay, and R. Passerone, "Modal interfaces: Unifying interface automata and modal specifications," in Proc. ACM IEEE Int. Conf. Embed. Software, 2009, pp. 87-96.
47. E. A. Lee and A. Sangiovanni-Vincentelli, "A framework for comparing models of computation," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 17, no. 12, pp. 1217-1229, Dec. 1998.
48. P. Nuzzo, F. De Bernardinis, P. Terreni, and A. Sangiovanni-Vincentelli, "Enriching an analog platform for analog-to-digital converter design," in Proc. IEEE Int. Symp. Circuits Syst., May 2005, pp. 1286- 1289.
49. F. De Bernardinis and A. Sangiovanni-Vincentelli, "Efficient analog platform characterization through analog constraint graphs," in Proc. IEEE ACM Int. Conf. Comput.-Aided Des., Nov. 2005, pp. 415-421.
50. S. C. Ergen, A. Sangiovanni-Vincentelli, X. Sun, R. Tebano, S. Alalusi, G. Audisio, and M. Sabatini, "The tire as an intelligent sensor," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 28, no. 7, pp. 941- 955, Jul. 2009.
51. A. Goldsmith, Wireless Communications. Cambridge, U.K.: Cambridge Univ. Press, 2005.
52. R. Roovers, D. M. W. Leenaerts, J. Bergervoet, K. S. Harish, R. C. H. Beek, G. Weide, H. Waite, Y. Zhang, S. Aggarwal, and C. Razzell, "An interference-robust receiver for ultrawideband radio in SiGe BiCMOS technology," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2563- 2572, Dec. 2005.
53. V. S. Somayazulu, J. R. Forester, and S. Roy, "Design challenges for very high data rate UWB systems," in Proc. Asilomar Conf. Signals Syst. Comput., Nov. 2002, pp. 717-721.
54. W. Cao, A. Nallanathan, and C. C. Chai, "Exact BER analysis of DS PPM UWB multiple access system in lognormal multipath fading channels," in Proc. IEEE Global Telecommunications Conf., Dec. 2006, pp. 1-5.
55. J. G. Proakis, Digital Communications, 4th ed. New York: McGraw Hill, 2001.
56. Y. Li, C.-C. Wu, A. Sangiovanni-Vincentelli, and J. Rabaey, "Design and optimization of an MB-OFDM ultrawideband receiver front-end," in Proc. IEEE Circuits Syst. Commun. 4th Int. Conf., Apr. 2008, pp. 502-506.
57. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice Hall, 1997.
58. R. P. Sallen and E. L. Key, "A practical method of designing RC active filters," IRE Trans. Circuit Theory, vol. CT-2, no. 1, pp. 74-85, Mar. 1955.
59. B. Razavi, T. Aytur, C. Lam, F.-R. Yang, K.-Y. Li, R.-H. Yan, H.-C. Kang, C.-C. Hsu, and C.-C. Lee, "Design of CMOS transceivers for MB-OFDM UWB applications," in UltraWideband, R. Gharpurey and P. Kinget, Eds. New York: Springer-Verlag, 2008, pp. 103-119.
60. E. Sackinger and W. Guggenbuhl, "A versatile building block: The CMOS differential difference amplifier," IEEE J. Solid-State Circuits, vol. 22, no. 2, pp. 287-294, Apr. 1987.
61. B. Pellegrini, "Improved feedback theory," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 9, pp. 1949-1959, Sep. 2009.
62. V. Giannini, P. Nuzzo, F. De Bernardinis, J. Craninckx, B. Come, S. D'Amico, and A. Baschirotto, "A synthesis tool for power-efficient base-band filter design," in Proc. Des. Autom. Test Eur., 2006, pp. 162- 163.
63. T. Aytur, H.-C. Kang, R. Mahadevappa, M. Altintas, S. Brink, T. Diep, et al., "A fully integrated UWB PHY in 0.13?m CMOS," in Proc. IEEE Int. Solid-State Circuit Conf. Dig. Tech. Papers, Feb. 2006, pp. 418-427.
64. S. Verma, J. Xu, M. Hamada, and T. H. Lee, "A 17-mW 0.66-mm2 direct-conversion receiver for 1-Mb/s cable replacement," IEEE J. Solid- State Circuits, vol. 40, no. 12, pp. 2547-2554, Dec. 2005.
65. J. Ryckaert, M. Badaroglu, V. De Heyn, G. Plas, P. Nuzzo, and A. Baschirotto, "A 16mA UWB 3-to-5GHz 20Mpulses/s quadrature analog correlation receiver in 0.18?m CMOS," in Proc. IEEE Int. Solid- State Circuit Conf. Dig. Tech. Papers, Feb. 2006, pp. 368-377.
66. F. S. Lee and A. P. Chandrakasan, "A 2.5 nJ/bit 0.65-V pulsed UWB receiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2851-2859, Dec. 2007