Optimization-based framework for simultaneous circuit-and-system design-space exploration: A high-speed link example

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 314-321

  Sredojević, Ranko ^a   Stojanović, Vladimir ^a  

^a USA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DESIGN; INTERCONNECTION NETWORKS; OPTIMIZATION; POWER QUALITY; SPACE RESEARCH;

CIRCUIT POWERS; CIRCUIT SIZINGS; CONNECTING SYSTEMS; DATA RATES; DISCRETE TIMES; FILTERING OPERATIONS; JOINT OPTIMIZATIONS; LINEAR RECEIVERS; LINK DESIGNS; LINK TRANSMISSIONS; OPTIMIZATION APPROACHES; OPTIMIZATION FRAMEWORKS; ORDERS OF MAGNITUDES; PERFORMANCE MODELS; PRE EMPHASIS; PROBLEM DESCRIPTIONS; PROBLEM FORMULATIONS; SPACE EXPLORATIONS; STANDING PROBLEMS; SYSTEM DESIGNS;

NETWORKS (CIRCUITS);

EID: 57849123638     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681592     Document Type: Conference Paper

References (18)

1. B. Casper, M. Haycock, and R. Mooney, "An accurate and efficient analysis method for multi-gb/s chip-to-chip signaling schemes," Symposium on VLSI Circuits Digest of Technical Papers, 2002., no. SN -, pp. 54-57, 2002.
2. V. Stojanovic and M. Horowitz, "Modeling and analysis of high-speed links," in IEEE Custom Integrated Circuits Conference, 2003.
3. P. Hanumolu, B. Casper, R. Mooney, G.-Y. Wei, and U.-K. Moon, "Analysis of pll clock jitter in high-speed serial links," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, no. 11 SN - 1057-7130, pp. 879-886, 2003.
4. H. Hatamkhani and C. Ken Yang, "A study of the optimal data rate for minimum power of i/os," IEEE Transactions on Circuits and Systems II, vol. 53, no. 11 SN - 1057-7130, pp. 1230-1234, 2006.
5. M. Hershenson, S. Boyd, and T. Lee, "Optimal design of a cmos op-amp via geometric programming," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1 SN - 0278-0070, pp. 1-21, 2001.
6. P. Mandal and V. Visvanathan, "Cmos op-amp sizing using a geometric programming formulation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1, pp. 22-38, 2001.
7. M. del Mar Hershenson, "Design of pipeline analog-to-digital converters via geometric programming," in ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, 2002, pp. 317-324.
8. D. Colleran, C. Portmann, A. Hassibi, C. Crusius, S. Mohan, S. Boyd, T. Lee, and M. del Mar Hershenson, "Optimization of phase-locked loop circuits via geometric programming," Proceedings of the IEEE Custom Integrated Circuits Conference, 2003., no. SN -, pp. 377-380, 2003.
9. X. Li, J. Wang, L. Pileggi, T.-S. Chen, and W. Chiang, "Performancecentering optimization for system-level analog design exploration," in IEEE/ACM International Conference on Computer Aided Design (ICCAD), 2005, pp. 422-429.
10. S. P. Boyd and L. Vandenberghe, Convex Optimization. Cambridge, UK: Cambridge University Press, 2004.
11. C. Maranas and C. Floudas, "Global optimization in generalized geometric programming," pp. 351-370, 1997.
12. J. Kim, J. Lee, L. Vandenberghe, and C. Yang, "Techniques for improving the accuracy of geometric-programming based analog circuit design optimization," IEEE/ACM International Conference on Computer Aided Design (ICCAD), no. SN - 1092-3152, pp. 863-870, 2004.
13. W. Daems, G. Gielen, and W. Sansen, "Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing," IEEE/ACM International Conference on Computer Aided Design (ICCAD), no. SN -, pp. 70-74, 2001.
14. V. Stojanovic, A. Amirkhany, and M. Horowitz, "Optimal linear precoding with theoretical and practical data rates in high-speed serial-link backplane communication," IEEE International Conference on Communications, vol. 5, no. SN -, pp. 2799-2806 Vol.5, 2004.
15. J. Ren and M. Greenstreet, "A unified optimization framework for equalization filter synthesis," in DAC '05: Proceedings of the 42nd annual conference on Design automation, 2005, pp. 638-643.
16. D. Bertsimas and J. N. Tsitsiklis, Introduction to Linear Programming. Athena Scientific, 1997.
17. R. Farjad-Rad, N. Hiok-Taiq, M. Edward Lee, R. Senthinathan, W. Dally, A. Nguyen, R. Rathi, J. Poulton, J. Edmondson, J. Tran, and H. Yazdanmehr, "0.622-8.0 gbps 150 mw serial io macrocell with fully flexible preemphasis and equalization," Symposium on VLSI Circuits, 2003. Digest of Technical Papers. 2003, no. SN -, pp. 63-66, 2003.
18. J. Zerbe, C. Werner, V. Stojanovic, F. Chen, J. Wei, G. Tsang, D. Kim, W. Stonecypher, A. Ho, T. Thrush, R. Kollipara, M. Horowitz, and K. Donnelly, "Equalization and clock recovery for a 2.5-10-gb/s 2-pam/4-pam backplane transceiver cell," IEEE Journal of Solid-State Circuits, vol. 38, no. 12 SN - 0018-9200, pp. 2121-2130, 2003.