Moving from federated to integrated architectures in automotive: The role of standards, methods and tools

Proceedings of the IEEE

Volumn 98, Issue 4, 2010, Pages 603-620

  Di Natale, Marco ^a   Sangiovanni Vincentelli, Alberto Luigi ^b  

^a SCUOLA SUPERIORE SANT ANNA   (Italy)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Architecture; Automotive electronic system; Automotive software; Design methodology; Design space exploration; System design

Indexed keywords

ARCHITECTURE; AUTOMOBILE ELECTRONIC EQUIPMENT; COMPUTER ARCHITECTURE; CONTROL SYSTEMS; DIGITAL AVIONICS; FORMAL METHODS; INTEGRATED CONTROL; MODELING LANGUAGES; SEMANTICS; SOFTWARE RELIABILITY; SYSTEMS ANALYSIS;

ARCHITECTURE CONFIGURATION; AUTOMOTIVE ELECTRONIC SYSTEMS; AUTOMOTIVE SOFTWARE; DESIGN METHODOLOGY; DESIGN SPACE EXPLORATION; ELECTRONIC CONTROL UNITS; HARDWARE/SOFTWARE COMPONENTS; INTEGRATED MODULAR AVIONICS;

SOFTWARE DESIGN;

EID: 77950376566     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2009.2039550     Document Type: Article

References (70)

1. T. Beck, "Current trends in the design of automotive electronic systems," in Proc. Des. Autom. Test Eur. Conf., 2001.
2. S. Tripakis, C. Sofronis, N. Scaife, and P. Caspi, "Semantics- preserving and memory-efficient implementation of inter-task communication on static-priority or edf schedulers," in Proc. 5th ACM EMSOFT Conf., Sep. 2005
3. The MathWorks Real-Time Workshop User's Guide, ver. 6, MathWorks, Sep. 2006.
4. AUTOSAR, Consortium Web Page. [Online]. Available: www.autosar.org
5. F. Balarin et al., Hardware-Software Co-Design of Embedded SystemsVThe Polis Approach. Kluwer Academic Publishers, 1997.
6. K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System level design: Orthogonolization of concerns and platform-based design," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.19, no.12, Dec. 2000.
7. A. Sangiovanni-Vincentelli, "Quo Vadis, SLD? Reasoning about the trends and challenges of system level design," Proc. IEEE, vol.95, no.3, pp. 467-506, Mar. 2007.
8. F. Balarin, L. Lavagno, C. Passerone, and Y. Watanabe, "Processes, interfaces and platforms. Embedded software modeling in metropolis," in Proc. 2nd ACM EMSOFT, Grenoble, France, Oct. 2002.
9. M. Baleani, A. Ferrari, L. Mangeruca, and A. Sangiovanni-Vincentelli, "Efficient embedded software design with synchronous models," in Proc. 5th ACM EMSOFT, New York, 2005, ACM Press.
10. E. Bini, M. D. Natale, and G. Buttazzo, "Sensitivity analysis for fixed-priority real-time systems," in Proc. Euromicro ECRTS, Dresden, Germany, Jun. 2006.
11. R. Bosch, Controller Area Network Specification, ver. 2.0, Stuttgart, 1991.
12. P. Caspi and A. Benveniste, "Toward an approximation theory for computerised control," in Proc. EMSOFT 2002 Conf., 2002, pp. 294-304.
13. A. Davare, Q. Zhu, M. D. Natale, C. Pinello, S. Kanajan, and A. Sangiovanni-Vincentelli, "Period optimization for hard real-time distributed automotive systems," in Proc. Des. Autom. Conf., San Diego, CA, Jun. 2007.
14. R. I. Davis, A. Burns, R. J. Bril, and J. J. Lukkien, "Controller area network (can) schedulability analysis: Refuted, revisited and revised," Real-Time Systems, vol.35, pp. 239-272, 2007. (Pubitemid 46223453)
15. M. G. Harbour, M. Klein, and J. Lehoczky, "Timing analysis for fixed-priority scheduling of hard real-time systems," IEEE Trans. Softw. Eng., vol.20, no.1, Jan. 1994.
16. J. P. Lehoczky, L. Sha, and Y. Ding, "The rate-monotonic scheduling algorithm: Exact characterization and average case behavior," in Proc. 10th RTSS, Santa Monica, CA, Dec. 1989.
17. The Mathworks Simulink and StateFlow User's Manuals, Mathworks. [Online]. Available: http://www.mathworks.com
18. OSEK, OSEK/VDX Steering Committee: Time-Triggered Operating System. [Online]. Available: http://www.osek-vdx.org
19. OSEKOS Vers. 2.2.3 Specification, 2006. [Online]. Available: http://www.osek-vdx.org
20. DSpace, TargetLink Product Page. [Online]. Available: http://www.dspaceinc.com
21. R. Racu and R. Ernst, "Scheduling anomaly detection and optimization for distributed systems with preemptive task-sets," in Proc. 12th RTAS, San Jose, Apr. 2006.
22. L. Sha, R. Rajkumar, and J. P. Lehoczky, "Priority inheritance protocols: An approach to real-time synchronization," IEEE Trans. Comput., vol.39, no.9, pp. 1175-1185, Sep. 1990.
23. Y. Wang and M. Saksena, "Scheduling fixed priority tasks with preemption threshold," in Proc. RTCSA Conf., Dec. 1999.
24. W. Zheng, M. D. Natale, C. Pinello, P. Giusto, and A. Sangiovanni-Vincentelli, "Synthesis of task and message activation models in real-time distributed automotive systems," in Proc. DATE Conf., Nice, Apr. 15-18, 2007.
25. Object Management Group, MARTE Profile: Modeling and Analysis of Real-Time and Embedded Systems. [Online]. Available: http://www.omgmarte.org/
26. Object Management Group, UML Profile for Modeling QoS and Fault Tolerance Characteristics and Mechanisms. [Online]. Available: http://www.omg.org/cgi- bin/ doc?ptc/2006-12-02
27. ATESST Advanced Traffic Efficiency and Safety Through Software Technology, Deliverable 3.2 Report on Behavior Modeling With the EAST-ADL 2.0, Dec. 7, 2007.
28. C. Pinello, L. Carloni, and A. Sangiovanni-Vincentelli, "Fault-tolerant deployment of embedded software for cost-sensitive real-time feedback-control applications," in Proc. DATE Conf., Paris, Feb. 2004.
29. Q. Zhu, Y. Yang, E. Scholte, M. Di Natale, and A. Sangiovanni- Vincentelli, "Optimizing extensibility in hard real-time distributed systems," in Proc. Real Time Embedded Appl. Symp., San Francisco, Apr. 2009.
30. W. Zheng, Q. Zhu, M. Di Natale, and A. Sangiovanni-Vincentelli, "Definition of task allocation and priority assignment in hard real-time distributed system," in Proc. Real Time Systems Symposium, Tucson, AZ, Dec. 3-6, 2007.
31. R. Rajkumar, K. Juvva, A. Molano, and S. Oikawa, "Resource Kernels: A resource-centric approach to real-time and multimedia systems," in Proc. 4th Real-Time Comput. Syst. Appl. Workshop, 1998.
32. C. Ferdinand et al., "Reliable and precise WCET determination for a real-life processor," in Proc. 1st Int. Conf. (EMSOFT), 2001, pp. 469-485, Springer-Verlag.
33. A. Ferrari, M. Di Natale, G. Gentile, G. Reggiani, and P. Gai, "Time and memory tradeoffs in the implementation of AUTOSAR components," in Proc. DATE Conf., Nice, France, Apr. 2009.
34. Prover Technology. [Online]. Available: http://www.prover.com/
35. B. Kienhuis, E. F. Deprettere, P. van der Wolf, and K. A. Vissers, "A methodology to design programmable embedded systemsVThe Y-chart approach," in Proc. Embedded Processor Des. Challenges:SAMOS, 2002, Springer.
36. E. M. Clarke and J. M. Wing, "Formal Methods: State of the Art and Future Directions," Carnegie Mellon University (CMU), Tech. Rep. CMU-CS-96-178, Sep. 1996.
37. A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. Le Guernic, and R. de Simone, "The synchronous languages 12 years later," Proc. IEEE, vol.91-1, pp. 64-83, Jan. 2003. (Pubitemid 43758699)
38. A. Benveniste, P. Caspi, P. Le Guernic, H. Marchand, J.-P. Talpin, and S. Tripakis, "A protocol for loosely time-triggered architectures," in Proc. Conf., EMSOFT 2002, vol.2491, LNCS, J. Sifakis and A. Sangiovanni- Vincentelli, Eds., pp. 252-265, Springer Verlag.
39. A. Benveniste, B. Caillaud, L. Carloni, P. Caspi, and A. Sangiovanni-Vincentelli, "Heterogeneous reactive systems modeling: Capturing causality and the correctness of loosely time-triggered architectures (LTTA)," in Proc. Conf., EMSOFT 2004, G. Buttazzo and S. Edwards, Eds., 2004, pp. 220-229. (Pubitemid 41563710)
40. L. Lamport, "Time, clocks, and the ordering of events in a distributed system," Commun. ACM, vol.21, no.7, pp. 558-565, 1978. (Pubitemid 8615486)
41. N. A. Lynch, Distributed Algorithms. San Francisco, CA: Morgan Kaufmann Publishers Inc., 1996.
42. H. Kopetz and G. Bauer, "The time-triggered architecture," Proc. IEEEVSpecial Issue on Modeling and Design of Embedded Software, Oct. 2001.
43. P. Caspi, A. Curic, A. Maignan, C. Sofronis, S. Tripakis, and P. Niebert, "From simulink to SCADE/Lustre to TTA: A layered approach for distributed embedded applications," in Proc. (LCTES), 2003.
44. A. Benveniste, P. Caspi, M. di Natale, C. Pinello, A. Sangiovanni-Vincentelli, and S. Tripakis, "Loosely time-triggered architectures and middleware based on communication-by-sampling: MoCC and properties," in EMSOFT Conf., Salzburg, Sep. 2007.
45. S. Tripakis, C. Pinello, A. Benveniste, A. Sangiovanni-Vincentelli, P. Caspi, and M. Di Natale, "Implementing synchronous models on loosely time-triggered architectures," IEEE Trans. Comput., vol.57, no.10, Oct. 2008.
46. M. Di Natale, A. Benveniste, P. Caspi, C. Pinello, A. Sangiovanni-Vincentelli, and S. Tripakis, "Applying LTTA to guarantee flow of data requirements in distributed systems using controller area networks," in Proc. DATE Workshop Dependable Softw. Syst., Munich, Germany, Mar. 14, 2008.
47. F. Boussinot and R. de Simone, "The Esterel language," Proc. IEEE, vol.79, pp. 1293-1304, Sep. 1991. (Pubitemid 21738063)
48. P. Caspi, D. Pilaud, N. Halbwachs, and J. A. Plaice, "LUSTRE: A declarative language for programming synchronous systems," in Proc. ACM Symp. Principles Program. Lang. (POPL), Munich, Germany, 1987, pp. 178-188.
49. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, "The synchronous data flow programming language LUSTRE," Proc. IEEE, vol.79, pp. 1305-1320, Sept. 1991. (Pubitemid 21738062)
50. B. Meyer, "An overview of Eiffel," in The Handbook of Programming Languages, vol.1, Object-Oriented Languages, P. H. Salus, Ed. Macmillan Technical Publishing, 1998.
51. SCADE SuiteProduct Web Page. [Online]. Available: http://www.esterel- technologies. com/products/scade-suite/
52. The Official MARTE OMG Web Page. [Online]. Available: http://www.omgmarte.org/
53. D. Latella, I. Majzik, and M. Massink, "Automatic verification of a behavioural subset of UML statechart diagrams using the SPIN modelchecker," Formal Aspects Periodical Comput., vol.11, no.6, pp. 637-644, 1999. (Pubitemid 129556008)
54. M. del Mar Gallardo, P. Merino, and E. Pimentel, "Debugging UML designs with model checking," Journal of Object Technology, vol.1, no.2, Jul./Aug. 2002.
55. A. Benveniste, B. Caillaud, and P. Le Guernic, "Compositionality in dataflow synchronous languages: Specification and distributed code generation," Inf. Comput., vol.163, no.1, pp. 125-171, 2000.
56. P. Caspi and A. Benveniste, "Time-robust discrete control over networked loosely time-triggered architectures," in Proc. IEEE Control Decision Conf., Dec. 2008.
57. P. Caspi, A. Benveniste, R. Lublinerman, and S. Tripakis, "Actors without directors: A kahnian view of heterogeneous systems," in Proc. HSCC Conf., 2009, pp. 46-60.
58. P. Caspi and M. Pouzet, "Synchronous kahn networks," in Proc. ICFP Conf., 1996, pp. 226-238. (Pubitemid 126669224)
59. S. Dasgupta, D. Potop-Butucaru, B. Caillaud, and A. Yakovlev, "Moving from weakly endochronous systems to delay-insensitive circuits," Electr. Notes Theor. Comput. Sci., vol.146, no.2, pp. 81-103, 2006. (Pubitemid 43088779)
60. A. Girault, X. Nicollin, and M. Pouzet, "Automatic rate desynchronization of embedded reactive programs," ACM Trans. Embedded Comput. Syst., vol.5, no.3, pp. 687-717, 2006.
61. D. Potop-Butucaru and B. Caillaud, "Correct-by-construction asynchronous implementation of modular synchronous specifications," Fundam. Inform., vol.78, no.1, pp. 131-159, 2007. (Pubitemid 47142633)
62. D. Potop-Butucaru, B. Caillaud, and A. Benveniste, "Concurrency in synchronous systems," Formal Methods Syst. Design, vol.28, no.2, pp. 111-130, 2006. (Pubitemid 43814127)
63. M. Broy, M. Gleirshcer, P. Kluge, W. Krenzer, S. Merenda, and D. Wild, "Automotive Architecture Framework: Towards a Holistic and Standardised System Architecture Description," Technische Universiẗat München, Report TUM-I0915, Jul. 2009.
64. OMG, SysML Specification. [Online]. Available: http://www.omg.org/docs/ ptc/06-05-04.pdf
65. AUTOSAR, Virtual Function Bus Specification, ver. 3.1. [Online]. Available: http://www.autosar.org
66. C. B. Watkins and R. Walter, "Transitioning from federated avionics architectures to integrated modular avionics," in Proc. 26th Digital Avionics Syst. Conf., Oct. 2007.
67. L. Abeni, G. Lipari, and G. C. Buttazzo, "Constant bandwidth vs proportional share resource allocation," in Proc. ICMCS, 1999, vol.2, pp. 107-111.
68. A. K. Parekh and R. G. Gallager, "A generalized processor sharing approach to flow control in integrated services networks: The single-node case," IEEE/ACM Trans. Netw., vol.1, no.3, pp. 344-357, Jun. 1993.
69. A. Demers, S. Keshav, and S. Shenker, "Analysis and simulation of a fair queuing algorithm," Internetworking: Research and Experience, vol.1, pp. 3-26, 1990.
70. B. Sprunt, L. Sha, and J. Lehoczky, "Aperiodic task scheduling for hard-real-time systems," J. Real-Time Syst., vol.1, no.1, pp. 27-60, 1989. (Pubitemid 20679924)