Design space exploration for a UMTS front-end exploiting analog platforms

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 923-930

  De Bernardinis, F ^a,b   Gambini, S ^b   Vincis, F ^b   Svelto, F ^c   Castello, R ^c   Vincentelli, A Sangiovanni ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF PISA   (Italy)

^c UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG PLATFORMS; DESIGN SPACE EXPLORATION; RF SYSTEMS; UNIVERSAL MOBILE TELECOMMUNICATION SYSTEMS (UMTS);

COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; HIERARCHICAL SYSTEMS; MATHEMATICAL MODELS; OPTIMIZATION; VECTORS;

MOBILE TELECOMMUNICATION SYSTEMS;

EID: 16244412612     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2004.1382708     Document Type: Conference Paper

References (14)

1. F. Balarin, Y. Watanabe, and al., "Metropolis: an integrated electronic system design environment," Computer, pp. 45-52, 2003.
2. L. Carloni, F. De Bernardinis, A. Sangiovanni Vincentelli, and M. Sgroi, "The art and science of integrated systems design," in Proc. of ESSCIRC'02, pp. 25-36, September 2002.
3. F. Gatta, D. Manstretta, P. Rossi, and F. Svelto, "A fully integrated 0.18-μm cmos direct conversion receiver front-end with on-chip lo for umts," IEEE Journal of Solid-State Circuits, vol. 39, January 2004.
4. P. Li and L. T. Pileggi, "Norm: Compact model order reduction of weakly nonlinear systems," in Proc. of DAC, pp. 472-477, June 2003.
5. J. Phillips, "Projection-based approaches for model reduction of weakly non-linear, time varying systems," IEEE Trans. on CAD, vol. 22, pp. 171-187, February 2000.
6. F. De Bernardinis, M. Jordan, and A. Sangiovanni-Vincentelli, "Support vector machines for analog circuit performance representation," in Proc. of DAC, June 2003.
7. F. De Bernardinis and A. Sangiovanni-Vincentelli, "A methodology for system-level analog design space exploration," in Proc. of DATE, 2004.
8. F. De Bernardinis, F. Vincis, S. Gambini, P. Terreni, and A. Sangiovanni-Vincentelli, "A framework for analog platform characterization," in to appear in Proc. of ICSES, 2004.
9. F. Gatta, E. Sacchi, F. Svelto, P. Vilmercati, and R. Castello, "A 2-db noise figure 900-mhz differential cmos lna," JSSC, vol. 36, October 2001.
10. D. Shaeffer and T.H.Lee, "A 1.5v,1.50hz cmos low noise amplifier," IEEE Journal of Solid-State Circuits, vol. 32, May 1997.
11. P. Wambacq and W. Sansen, Distorsion Analysis of Analog Integrated Circuits. Boston, MA: Kluwer Academic Publishers, 1998.
12. D. Manstretta, M. Brandolini, and F. Svelto, "Second order intermodulation mechanism in cmos downconverters," IEEE Journal of Solid-State Circuits, vol. 38, March 2003.
13. R. Brayton and A. Hachtel, G.D.and Sangiovanni-Vincentelli, "A survey of optimization techniques for integrated-circuit design," Proceedings of the IEEE, vol. 69, pp. 1334-62, October 1981.
14. L. Ingber, "Very fast simulated re-annealing," Mathematical Computer Modelling, vol. 12, no. 8, pp. 967-973, 1989.