Boosting mobile GPU performance with a decoupled access/execute fragment processor

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 84-93

  Arnau, José María ^a   Parcerisa, Joan Manuel ^a   Xekalakis, Polychronis ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH USAGE; DATA SHARING; DECOUPLED ARCHITECTURE; GRAPHICAL APPLICATIONS; GRAPHICS RENDERING; GROWING MARKETS; HARDWARE/SOFTWARE; HIDING MEMORY LATENCY; HIGH-ENERGY COSTS; MULTI-THREADING; MULTITHREADED; OPERATING TIME; POWER BUDGETS; PREFETCHING; TEXTURE CACHE; TRADITIONAL TECHNIQUES;

COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; ENERGY EFFICIENCY; MULTITASKING;

COMPUTER GRAPHICS EQUIPMENT;

EID: 84864858885     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237008     Document Type: Conference Paper

References (34)

1. A. K. Abousamra, R. G. Melhem, A. K. Jones. "NoCaware cache design for chip multiprocessors". In Proc. of PACT, pp. 565-566, Sept. 2010.
2. T. Akenine-Möller and J. Strom. "Graphics for the masses: a hardware rasterization architecture for mobile phones". In Proc. of SIGGRAPH, pp. 801-808, July 2003.
3. A. Carroll and G. Heiser. "An analysis of power consumption in a smartphone". In Proc. of USENIXATC, pp. 21-34, June 2010.
4. N. C. Crago and S. J. Patel. "OUTRIDER : efficient memory latency tolerance with decoupled strands". In Proc. of ISCA, pp. 117-128, June 2011.
5. John W. C. Fu, Janak H. Patel, and Bob L. Janssens. "Stride directed prefetching in scalar processors". SIGMICRO Newsl., pp. 102-110, Dec. 1992
6. Wilson W. L. Fung, I. Sham, G. Yuan and T. M. Aamodt. "Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow". In Proc. of MICRO, pp. 407-420, Dec. 2007.
7. A. García-Guirado, R. Fernández-Pascual, A. Ros and J. M. Garcí. "DAPSCO: Distance-aware partially shared cache organization". In ACM Trans. on Arch. and Code Optimization, 8 (4), Jan. 2012.
8. M. Gebhart, D. R. Johnson, D. Taljan, S. W. Keckler, W. J. Dally, E. Lindholm and K. Skadron. "Energy-efficient mechanisms for managing thread context in throughput processors". In Proc. of ISCA, pp. 235-246, June 2011.
9. N. Hardavellas, M. Ferdman, B. Falsafi, A. Ailamaki. "Reactive NUCA: near-optimal block placement and replication in distributed caches". In Proc. of ISCA, pp. 184-195, June 2009.
10. Hewlett-Packard. "HP ProBook 5330m Notebook PC Overview". http://h18000.wwwl.hp.com/products/quickspecs/14018-na/14018-na.HTML.
11. S.Hong and H.Kim."An int rated GPU power and performance model".In Proc. of ISCA,pp.280-289,June 2010.
12. H. Igehy, M. Eldridge and K. Proudfoot. "Prefetching in a texture cache architecture". In Proc. of SIGGRAPHI 93 EUROGRAPHICS workshop on Graphics Hardware, pp. 133-142, Aug. 1998.
13. D. Joseph and D. Grunwald. "Prefetching using markov predictors". In Proc. of ISCA, pp. 252-263, June 1997.
14. G. B. Kandiraju and A. Sivasubramaniam. "Going the distance for tlb prefetching: an application-driven study". In Proc. of ISCA, pp.195-206, 2002
15. J. Lee, N. B. Lakshminarayana, H. Kim and R, Vuduc. "Many-Thread Aware Prefetching Mechanisms for GPGPU Applications". In Proc. of MICRO, pp. 213-224, December 2010.
16. B. Mochocki, K. Lahiri and S. Cadambi. "Power analysis of mobile 3D graphics". In Proc. of DATE, pp. 502-507, March 2006.
17. K. J. Nesbit and J. E. Smith. "Data Cache Prefetching Using a Global History Buffer". In Proc. of HPCA, pp. 96-105, February 2004.
18. NVIDIA. Bringing High-End Graphics to Handheld Devices. 2011. http://www.nvidia.com/content/PDF/tra-white-papers/Bringing-HighEnd-Graphics-to- Handheld-Devices.pdf.
19. J.-M.Parcerisa and A. González. "Improving Latency Tolerance of Multithreading through Decoupling". IEEE Transactions on Computers, vol. 50, no. 10, pp. 1084- 1094, October 2001.
20. K. Pulli, T. Aarnio, K. Roimela and J. Vaarala. "Designing Graphics Programming Interfaces for Mobile Devices". In Proc. of IEEE Computer Graphics and Applications, pp. 66-75, Nov. 2005.
21. Qualcomm. "Two-Headed Snapdragon Takes Flight". http://www.qualcomm.com/documents/files/linley-report-dual-core-snapdragon.pdf.
22. J. W. Sheaffer, D. Luebke and K. Skadron. "A flexible simulation framework for graphics architectures". In Proc. of SIGGRAPH/EUROGRAPHICS Conf on Graphics Hardware, pp. 85-94, Aug. 2004.
23. S. Thoziyoor, N. Muralimanohar, J.H. Ahn, and N.P. Jouppi. CACTI 5.1. Tech. report, HP Laboratories. 2008.
24. J.E. Smith. "Decoupled accesslExecute Computer Architectures". In ACM Trans. Computer Systems, vol. 2, no. 4, pp. 289-308, November 1984.
25. R. M. Soneira. "Smartphone "Super" LCD-OLED Display Technology Shoot-Out". http://www.displaymate.com/Smartphone-ShootOut-l. htm.
26. D. Taljan, J. Meng and K. Skadron. "Increasing memory miss tolerance for SIMD cores". In Proc. of SC'09, pp. 22:1-22:11, Nov. 2009.
27. D. Taljan, K. Skadron. "The Sharing Tracker: Using Ideas from Cache Coherence Hardware to Reduce OffChip Memory Traffic with Non-Coherent Caches". In Proc. ofSC'IO, pp. 1-10, Nov. 2010.
28. W.-k. S. Yu, R. Huang, S. Q. Xu, S.-E. Wang, E. Kan and G. E. Suh. "SR AM-DRAM hybrid memory with applications to efficient r ister files in fine-grained multithreading". In Proc. of ISCA, pp. 247-258, June 2011.
29. D. H. Woo and Hsien-Hsin S. Lee. "COMPASS: a programmable data prefetcher using idle GPU shaders". In Proc. of ASPLOS, pp. 297-310, March 2010.
30. "2G GPRS vs. 3G UMTS connection battery usage on mobile phones". http://blog.famzah.netl2010/0S/24/2g-gprs-vs-3g-umts-connection- battery-usage-onmobile-phones I.
31. http://en.wikipedia.org/wiki/Neo-FreeR unner
32. http://en.wikipedia.org/wiki/Samsung-eternity
33. http://en.wikipedia.org/wiki/Samsung-Galaxy-S
34. http://en.wikipedia.org/wiki/Samsung-Galaxy-S-II