DAPSCO: Distance-aware partially shared cache organization

Transactions on Architecture and Code Optimization

Volumn 8, Issue 4, 2012, Pages

  García Guirado, Antonio ^a   Fernández Pascual, Ricardo ^a   Ros, Alberto ^a,b   García, José M ^a  

^a UNIVERSITY OF MURCIA   (Spain)

^b UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Cache; Distance to cache; Last level cache; Power; Static block mapping

Indexed keywords

ACCESS LATENCY; AVERAGE DISTANCE; CACHE; CACHE UTILIZATION; DISTANCE TO CACHE; EXECUTION TIME; LAST-LEVEL CACHE; MANY-CORE; MEMORY ADDRESS; POWER; SHARED CACHE; TILED CMP;

MAPPING;

CORE LEVELS;

EID: 84863419336     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2086696.2086704     Document Type: Article

References (24)

1. AMD. 2007. AMD Athlon 64 X2 Dual-core processor product data sheet.
2. AGARWAL, N., KRISHNA, T., PEH, L.-S., AND JHA, N. K. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS). 33-42.
3. AGNY, R., DELANO, E., KUMAR, M., NACHIMUTHU, M., AND SHIVELEY, R. 2010. The Intel Itanium Processor 9300 series. Intel white paper.
4. BECKMANN, B. M., MARTY, M. R., AND WOOD, D. A. 2006. ASR: Adaptive selective replication for CMP caches. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO). 443-454. (Pubitemid 351337017)
5. CHANG, J. AND SOHI, G. S. 2006. Cooperative caching for chip multiprocessors. In Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA). 264-276.
6. CHO, S. AND JIN, L. 2006. Managing distributed, shared L2 caches through OS-level page allocation. In Proceedings of the IEEE/ACM International Symposium on Michroarchitecture (MICRO). 455-468.
7. FLORES, A., ARAGÓN, J. L., AND ACACIO, M. E. 2010. Heterogeneous interconnects for energy-efficient message management in CMPs. IEEE Trans. Computers 59, 1, 16-28.
8. GARCÍA-GUIRADO, A., FERNÁNDEZ-PASCUAL, R., AND GARCÍA, J. M. 2009. Virtual-GEMS: An infrastructure to simulate virtualmachines. In Proceedings of the 5th International Workshop on Modeling, Benchmarking and Simulation (in conjunction with ISCA). 53-62.
9. HAMMOUD, M., CHO, S., AND MELHEM, R. 2009. Dynamic cache clustering for chip multiprocessors. In Proceedings of the 23rd International Conference on Supercomputing (ICS). 56-67.
10. HARDAVELLAS, N., FERDMAN, M., FALSAFI, B., AND AILAMAKI, A. 2009. Reactive NUCA: Near-optimal block placement and replication in distributed caches. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA). 184-195.
11. HELD, J. AND KOEHL, S. 2006. Inside Intel core microarchitecture. Intel white paper.
12. HUGHES, C., KIM, C., AND CHEN, Y.-K. 2010. Performance and energy implications of many-core caches for throughput computing. IEEE Micro 30, 6, 25-35.
13. HUH, J., KIM, C., SHAFI, H., ZHANG, L., BURGER, D., AND KECKLER, S. W. 2005. A NUCA substrate for flexible CMP cache sharing. In Proceedings of the 19th Annual International Conference on Supercomputing (ICS). 31-40. (Pubitemid 43251308)
14. KAHNG, A. B., LI, B., PEH, L.-S., AND SAMADI, K. 2009. ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE). 423-428.
15. KALLA, R., SINHAROY, B., STARKE, W. J., AND FLOYD, M. 2010. Power7: IBM's next-generation server processor. IEEE Micro 30, 2, 7-15.
16. KIM, C., BURGER, D., AND KECKLER, S. W. 2002. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 211-222. (Pubitemid 44892235)
17. KONGETIRA, P., AINGARAN, K., AND OLUKOTUN, K. 2005. Niagara: A 32-way multithreaded sparc processor. IEEE Micro 25, 2, 21-29. (Pubitemid 40784326)
18. LIU, C., SIVASUBRAMANIAM, A., AND KANDEMIR, M. 2004. Organizing the last line of defense before hitting the memory wall for CMPs. In Proceedings of the 10th International Symposium on High Performance Computer Architecture (HPCA). 176-185.
19. LOTFI-KAMRAN, P., FERDMAN, M., CRISAN, D., AND FALSAFI, B. 2010. TurboTag: Lookup filtering to reduce coherence directory power. In Proceedings of the 16th International Symposium on Low Power Electronics and Design (ISLPED). 377-382.
20. MARTIN, M. M. K., SORIN, D. J., BECKMANN, B. M., MARTY, M. R., XU, M., ALAMELDEEN, A. R., MOORE, K. E., HILL, M. D., AND WOOD, D. A. 2005. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Architec. News 33, 4, 92-99.
21. NAYFEH, B. A., OLUKOTUN, K., AND SINGH, J. P. 1996. The impact of shared-cache clustering in small-scale shared-memory multiprocessors. In Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture (HPCA). 74-84.
22. ROGERS, B. M., KRISHNA, A., BELL, G. B., VU, K., JIANG, X., AND SOLIHIN, Y. 2009. Scaling the bandwidth wall: Challenges in and avenues for CMP scaling. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA). 371-382.
23. ROS, A., CINTRA, M., ACACIO, M. E., AND GARCÍA, J. M. 2009. Distance-aware round-robin mapping for large NUCA caches. In Proceedings of the 16th International Conference on High Performance Computing (HiPC). 79-88.
24. SHAH, M., BARREN, J., BROOKS, J., GOLLA, R., GROHOSKI, G., GURA, N., HETHERINGTON, R., JORDAN, P., LUTTRELL, M., OLSON, C., SANA, B., SHEAHAN, D., SPRACKLEN, L., AND WYNN, A. 2007. UltraSPARC T2: A highly-threaded, power-efficient, SPARC SoC. In Proceedings of the IEEE Asian Solid-State Circuits Conference. 22-25.