A flexible simulation framework for graphics architectures

Proceedings of the SIGGRAPH/Eurographics Workshop on Graphics Hardware

Volumn , Issue , 2004, Pages 85-94

  Sheaffer, J W ^a   Luebke, D ^a   Skadron, K ^a  

^a University of Virginia   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMMING INTERFACES (API); CHROMIUM; COMPUTER GRAPHICS; ENERGY CONSERVATION; GRAPHICS PROCESSING UNIT; VOLTAGE SCALING;

ARCHITECTURAL FEATURES; ARCHITECTURAL SIMULATORS; COMPUTER GRAPHICS HARDWARE; GRAPHICS ARCHITECTURE; MULTIPLE CLOCK DOMAINS; PERFORMANCE BOTTLENECKS; PERFORMANCE CHARACTERISTICS; TIME DEPENDENT BEHAVIOR;

COMPUTER GRAPHICS EQUIPMENT;

EID: 78650725832     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1058129.1058142     Document Type: Conference Paper

References (20)

1. T. Aila, V. Miettinen, and P. Nordlund. Delay streams for graphics hardware. ACM Transactions on Graphics, 22(3):792-800, 2003.
2. T. Akenine-Möller and J. Ström. Graphics for the masses: a hardware rasterization architecture for mobile phones. ACM Transactions on Graphics, 22(3):801-808, 2003.
3. T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling. IEEE Computer, 35(4):59-67, Feb. 2002.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 83-94, June 2000.
5. N. Greene, M. Kass, and G. Miller. Hierarchical z-buffer visibility. In Proceedings of the 20th annual conference on Computer graphics and interactive techniques, pages 231-238. ACM Press, 1993.
6. C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve. Rsim: Simulating shared-memory multiprocessors with ilp processors. IEEE Computer, 35(4):40-49, Feb. 2002.
7. G. Humphreys, M. Houston, R. Ng, S. Ahern, R. Frank, P. Kirchner, and J. T. Klosowski. Chromium: A stream processing framework for interactive graphics on clusters of workstations. ACM Transactions on Graphics, 21 (3):693-702, July 2002.1,
8. A. Iyer and D. Marculescu. Power and performance evaluation of globally asynchronous locally synchronous processors. In Proceedings of the 29th Annual International Symposium on Computer Architecture, pages 158-68, May 2002.
9. Y. Li, K. Skadron, Z. Hu, and D. Brooks. Understanding the energy efficiency of simultaneous multithreading. In Proceedings of the 2004 International Symposium on Low Power Electronics and Design, Aug. 2004. To appear.
10. P. S. Magnusson et al. Simics: A full system simulation platform. IEEE Computer, 35(4):50-58, Feb. 2002.
11. S. Morein. ATI radeon HyperZ technology. Presentation at Workshop on Graphics Hardware, Hot3D Proceedings, ACM SIGGRAPH/Eurographics, 2000.
12. B. Paul et al. The mesa 3-d graphics library, 1993-2004. http://www.mesa3d.org/.
13. M. Rosenblum, S. A. Herrod, E. Witchel, and A. Gupta. Complete computer simulation: The SimOS approach. IEEE Parallel and Distributed Technology: Systems and Applications, 3(4):34-43, Winter 1995.
14. G. Semeraro, D. H. Albonesi, S. G. Dropsho, G. Magklis, S. Dwarkadas, and M. L. Scott. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture, pages 356-67, Nov. 2002.
15. G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, and M. L. Scott. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In Proceedings of the Eighth International Symposium on High-Performance Computer Architecture, pages 29-40, Feb. 2002.
16. J. W. Sheaffer, K. Skadron, and D. P. Luebke. Temperatureaware GPU design. Poster at ACM SIGGRAPH, Aug 2004.
17. A. L. Shimpi. NVIDIA GeForce4 NV17 and NV25 come to life, Feb. 2002. http://www.anandtech.com/printarticle.html?i=1583.
18. SIA. International Technology Roadmap for Semiconductors, 2001.
19. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 2-13, Apr. 2003.
20. V. Zyuban. Unified architecture level energy-efficiency metric. In Proceedings of the 2002 Great Lakes VLSI Symposium, pages 24-29, Apr. 2002.