Reducing reversible circuit cost by adding lines

Journal of Multiple-Valued Logic and Soft Computing

Volumn 19, Issue 1-3, 2012, Pages 185-201

  Michael Miller, D ^a   Wille, Robert ^b   Drechsler, Rolf ^b  

^a UNIVERSITY OF VICTORIA   (Canada)

^b UNIVERSITY OF BREMEN   (Germany)

Author keywords

Optimization; Quantum circuits; Reversible logic

Indexed keywords

AUTOMATED SYNTHESIS; CIRCUIT OPTIMIZATION; LOW-POWER DESIGN; QUANTUM CIRCUIT; QUANTUM COSTS; REVERSIBLE CIRCUITS; REVERSIBLE LOGIC;

ELECTRIC POWER SUPPLIES TO APPARATUS; LOGIC CIRCUITS; LOGIC GATES; OPTIMIZATION; QUANTUM COMPUTERS;

COST REDUCTION;

EID: 84864054460     PISSN: 15423980     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (26)

1. A. Agrawal and N.K. Jha. (2004). Reversible logic synthesis. In Proc. Design, Automation and Test in Europe, pages 1384-1385.
2. A. Barenco, C.H. Bennett, R. Cleve, D.P. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J.A. Smolin, and H. Weinfurter. (1995). Elementary gates for quantum computation. Physical Review A, 52:3457-3467.
3. C. H. Bennett. (1973). Logical reversibility of computation. IBM J. Res. Dev, 17(6):525-532.
4. B. Desoete and A. deVos. (2002). A reversible carry-look-ahead adder using control gates. INTEGRATION, the VLSI Journal, 33(1-2):89-104. (Pubitemid 35459786)
5. J. Donald and N. K. Jha. (2008). Reversible logic synthesis with Fredkin and Peres gates. J. Emergin Technology Computing Systems, 4(1):1-19.
6. K. Fazel, M. Thornton, and J. E. Rice. (2007). ESOP-based Toffoli gate cascade generation. In Proceedings IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM), pages 206-209.
7. P. Gupta, A. Agrawal, , and N. K Jha. (Nov. 2006). An algorithm for synthesis of reversible logic circuits. IEEE Trans. on CAD, 25(11):2317-2330.
8. K. Iwama, Y. Kambayashi, and S. Yamashita. (2002). Transformation rules for designing CNOT-based quantum circuits. In Proc. Design Automation Conf., pages 419-424.
9. R. Landauer. (1961). Irreversibility and heat generation in the computing process. IBM J. Res. Dev., 5:183.
10. D. Maslov and G. W. Dueck. (2004). Reversible cascades with minimal garbage. IEEE Trans. on CAD, 23(11):1497-1509.
11. D. Maslov, G. W. Dueck, and D. M. Miller. (2007). Techniques for the synthesis of reversible Toffoli networks. ACM Trans. Des. Autom. Electron. Syst., 12(4):42.1-42.28.
12. D. Maslov, C.Young, D.M.Miller, and G.W. Dueck. (2005). Quantum circuit simplification using templates. In Proc. Design, Automation and Test in Europe, pages 1208-1213. (Pubitemid 44172174)
13. D. M. Miller, D. Maslov, and G.W. Dueck. (2003). A transformation based algorithm for reversible logic synthesis. In Proc. Design Automation Conf., pages 318-323.
14. M. Nielsen and I. Chuang. (2000). Quantum Computation and Quantum Information. Cambridge Univ. Press.
15. M. Saeedi, M. Sedighi, and M. S. Zamani. (2007). A novel synthesis algorithm for reversible circuits. In Proc. Int'l Conf. on CAD, pages 65-68.
16. M. Saeedi, M. S. Zamani, and M. Sedighi. (2007). On the behavior of substitution-based reversible circuit synthesis algorithms: Investigation and improvement. In Proc. IEEE Computer Society Symp. on VLSI, pages 428-436.
17. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes. (2002). Reversible logic circuit synthesis. In Proc. Int'l Conf. on CAD, pages 125-132.
18. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes. (2003). Synthesis of reversible logic circuits. IEEE Trans. on CAD, 22(6):710-722.
19. T. Simonite. (June 8 2006). Error-check breakthrough in quantum computing. New Scientist.
20. M. K. Thomson and R. Glück. (2008). Optimized reversible binary-coded decimal adders. J. of Systems Architecture, 54:697-706.
21. R. Wille and R. Drechsler. (2009). BDD-based Synthesis of Reversible Logic for Large Functions. In Proc. Design Automation Conf., pages 270-275.
22. R. Wille, D. Große, G.W. Dueck, and R. Drechsler. (2009). Reversible Logic Synthesis with Output Permutation. In VLSI Design, pages 189-194.
23. R. Wille, D. Große, D. M. Miller, and R. Drechsler. (2009). Equivalence checking of reversible circuits. In Proc. Int'l Symp. on Multiple-valued Logic, pages 298-303.
24. R.Wille, D. Große, L. Teuber, G.W. Dueck, and R. Drechsler. (2008). RevLib: An online resource for reversible functions and reversible circuits. In Int'l Symp. on Multi-Valued Logic, pages 220-225. RevLib is available at www.revlib.org.
25. V. V. Zhirnov, R. K. Cavin, J. A. Hutchby, and G. I. Bourianoff. (2003). Limits to binary logic switch scaling - a gedanken model. Proc. of the IEEE, 91(11):1934-1939. (Pubitemid 40890796)
26. J. Zhong and J.C.Muzio. (2006). Using crosspoint faults in simplifying Toffoli networks. In International IEEE Northeast Workshop on Circuits and Systems, pages 129-132. (Pubitemid 46948311)