FeatherWeight: Low-cost optical arbitration with QoS support

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2011, Pages 105-116

  Pan, Yan ^a   Kim, John ^b   Memik, Gokhan ^c  

^a IBM MICROELECTRONICS   (United States)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^c Northwestern University   (United States)

Author keywords

arbitration; interconnection networks; nanophotonics

Indexed keywords

ARBITRATION; BEST-EFFORT; DATA PATHS; DIFFERENTIATED SERVICES; ELECTRICAL NETWORKS; EXECUTION TIME; FIXED PRIORITIES; GLOBAL COMMUNICATION; GLOBAL INFORMATIONS; LASER POWER; LOW-DIAMETER NETWORKS; MANY-CORE; MAX-MIN FAIRNESS; MULTIHOP; NUMBER OF COMPONENTS; ON-CHIP NETWORKS; QOS SUPPORT; TRAFFIC PATTERN;

COMMUNICATION; EMBEDDED SYSTEMS; INTERCONNECTION NETWORKS; NANOPHOTONICS;

QUALITY OF SERVICE;

EID: 84863364067     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2155620.2155633     Document Type: Conference Paper

References (37)

1. AMD Fusion Family APUs. http://sites.amd.com/us/fusion/apu/Pages/fusion. aspx.
2. J. Ahn, M. Fiorentino, R. Beausoleil, N. Binkert, A. Davis, D. Fattal, N. Jouppi, M. McLaren, C. Santori, R. Schreiber, et al. Devices and architectures for photonic chip-scale integration. Applied Physics A: Materials Science & Processing, 95(4):989-997, 2009.
3. J. Balfour and W. J. Dally. Design tradeoffs for tiled CMP on-chip networks. In Proc. of the Int'l Conference on Supercomputing (ICS), pages 187-198, Carns, Queensland, Australia, 2006.
4. W. J. Dally and T. B. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishing Inc., 2004.
5. A. Demers, S. Keshav, and S. Shenker. Analysis and simulation of a fair queueing algorithm. In Symposium proceedings on Communications architectures & protocols, pages 1-12. ACM, 1989.
6. R. K. Dokania and A. B. Apsel. Analysis of challenges for on-chip optical interconnects. In GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSI, pages 275-280, New York, NY, USA, 2009. ACM.
7. B. Grot, S. W. Keckler, and O. Mutlu. Preemptive virtual clock: A flexible, efficient, and cost-effective qos scheme for networks-on-chip. In IEEE/ACM Int'l Symposium on Microarchitecture (MICRO), pages 163-174, New York, NY, 2009.
8. IBM. Photonics www.research.ibm.com/photonics/.
9. Intel. Photonics http://techresearch.intel.com/ResearchAreaDetails.aspx? Id=26/.
10. A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, and V. Stojanovic. Silicon-photonic clos networks for global on-chip communication. In IEEE Int'l Symposium on Network-on-Chip (NOCS), San Diego, CA, 2009.
11. S. Keshav. An Engineering Approach to Computer Networking: ATM Networks, The Internet and Telephone Network, pages 215-217. Addison-Wesley Professional, 1997.
12. J. Kim, W. J. Dally, B. Towles, and A. Gupta. Microarchitecture of a high-radix router. In Proc. of the Int'l Symposium on Computer Architecture (ISCA), Madison, WI, Jun. 2005.
13. N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez, A. B. Apsel, M. A. Watkins, and D. H. Albonesi. Leveraging optical technology in future bus-based chip multiprocessors. In IEEE/ACM Int'l Symposium on Microarchitecture (MICRO), pages 492-503, Orlando, FL, 2006.
14. N. Kirman and J. Martínez. A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing. In Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, pages 15-28. ACM, 2010.
15. P. Koka, M. O. McCracken, H. Schwetman, X. Zheng, R. Ho, and A. V. Krishnamoorthy. Silicon-photonic network architectures for scalable, power-efficient multi-chip systems. In Proc. of the Int'l Symposium on Computer Architecture (ISCA), pages 117-128, New York, NY, USA, 2010. ACM.
16. S. Kottapalli and J. Baxter. Nehalem-EX CPU Architecture. Hot Chips (Aug 2009).
17. J. Lee, M. Ng, and K. Asanovic. Globally-synchronized frames for guaranteed quality-of-service in on-chip networks. In Proc. of the Int'l Symposium on Computer Architecture (ISCA), pages 89-100, Beijing, China, 2008.
18. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, C. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35(2):50-58, Feb. 2002.
19. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's general execution-driven multiprocessor simulator (gems) toolset. ACM SIGARCH Computer Architecture News, 33(4):92-99, Sep. 2005.
20. T. Moscibroda and O. Mutlu. Memory performance attacks: Denial of memory service in multi-core systems. In Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, pages 1-18. USENIX Association, 2007.
21. R. Narayanan, B. Ozisikyilmaz, J. Zambreno, G. Memik, and A. Choudhary. Minebench: A benchmark suite for data mining workloads. In IEEE Int'l Symposium on Workload Characterization (IISCW), pages 182-188, San Jose, CA, 2006.
22. K. Nesbit, N. Aggarwal, J. Laudon, and J. Smith. Fair queuing memory systems. In IEEE/ACM Int'l Symposium on Microarchitecture (MICRO), pages 208-222, Orlando, FL, 2006.
23. K. Nesbit, J. Laudon, and J. Smith. Virtual private caches. In Proc. of the Int'l Symposium on Computer Architecture (ISCA), page 68, San Diego, CA, 2007. ACM.
24. J. Ouyang and Y. Xie. LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support. In Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, pages 409-420. IEEE Computer Society, 2010.
25. J. Ouyang and Y. Xie. Enabling quality-of-service in nanophotonic network-on-chip. In Proceedings of the 16th Asia and South Pacific Design Automation Conference, pages 351-356. IEEE Press, 2011.
26. Y. Pan, J. Kim, and G. Memik. Flexishare: Chamiel sharing for an energy-efficient nanophotonic crossbar. In Int'l Symposium on High-Performance Computer Architecture (HPCA), pages 1-12, Bangalore, India, Jan. 2010.
27. Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary. Firefly: Illuminating future network-on-chip with nanophotonics. In Proc. of the Int'l Symposium on Computer Architecture (ISCA), Austin, TX, 2009.
28. A. Shacham, K. Bergman, and L. Carloni. Photonic networks-on-chip for future generations of chip multiprocessors. Computers, IEEE Transactions on, 57(9):1246-1260, 2008.
29. Y. Tamir and G. Frazier. Dynamically-allocated multi-queue buffers for VLSI communication switches. IEEE Transactions on Computers, pages 725-737, 1992.
30. D. Vantrease, N. L. Binkert, R. Schreiber, and M. H. Lipasti. Light speed arbitration and flow control for nanophotonic interconnects. In IEEE/ACM Int'l Symposium on Microarchitecture (MICRO), pages 304-315, New York, NY, 2009.
31. D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. L. Binkert, R. G. Beausoleil, and J. H. Ahn. Corona: System implications of emerging nanophotonic technology. In Proc. of the Int'l Symposium on Computer Architecture (ISCA), pages 153-164, Beijing, China, 2008.
32. Z. Wang. Internet QoS: architectures and mechanisms for quality of service. Morgan Kaufmann Publishers, 2001.
33. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proc. of the Int'l Symposium on Computer Architecture (ISCA), pages 24-36, Santa Margherita Ligure, Italy, Jun. 1995.
34. Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson. 12.5 gbit/s carrier-injection-based silicon micro-ring silicon modulators. Opt. Express, 15(2):430-436, Jan. 2007.
35. T. Yin, R. Cohen, M. M. Morse, G. Said, Y. Chetrit, D. Rubin, and M. J. Paniccia. 40gb/s ge-on-soi waveguide photodetectors by selective ge growth. In Conference on Optical Fiber communication/National Fiber Optic Engineers Conference (OFC/NFOEC), pages 24-28, San Diego, CA, 2008.
36. L. Zhang. VirtualClock: a new traffic control algorithm for packet-switched networks. ACM Transactions on Computer Systems (TOCS), 9(2):124, 1991.
37. L. Zheng, A. Mickelson, L. Shang, M. Vachharajani, D. Filipovic, W. Park, and Y. Sun. Spectrum: A hybrid nanophotonic-electric on-chip network. In Proc. of Design Automation Conference (DAC), San Francisco, CA, Jun 2009.