메뉴 건너뛰기




Volumn 41, Issue 4, 2012, Pages 712-719

Microstructure evolution and defect formation in Cu through-silicon vias (TSVs) during thermal annealing

Author keywords

copper; microstructure; stress; Through silicon via (TSV); twin

Indexed keywords

DEFECT FORMATION; GRAIN SIZE; LARGE-GRAIN; MICRO VOIDS; MICROSTRUCTURE EVOLUTIONS; STRESS LEVELS; STRUCTURAL STABILITIES; THERMAL-ANNEALING; THROUGH SILICON VIAS; THROUGH-SILICON VIA (TSV); TWIN; TWIN BOUNDARIES;

EID: 84862815488     PISSN: 03615235     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11664-012-1943-7     Document Type: Article
Times cited : (74)

References (24)
  • 14
    • 77958550739 scopus 로고    scopus 로고
    • 10.1149/1.3368707 1:CAS:528:DC%2BC3cXlsFaqtbk%3D
    • Nay Lin Jianmin Miao Pradeep Dixitb 2010 J. Electrochem. Soc. 157 D323 10.1149/1.3368707 1:CAS:528:DC%2BC3cXlsFaqtbk%3D
    • (2010) J. Electrochem. Soc. , vol.157 , pp. 323
    • Nay, L.1    Jianmin, M.2    Pradeep, D.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.