Throughput modeling to evaluate process merging transformations in polyhedral process networks

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 747-752

  Meijer, Sjoerd ^a   Nikolov, Hristo ^a   Stefanov, Todor ^a  

^a LEIDEN UNIVERSITY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; PROGRAM PROCESSORS; SYSTEM-ON-CHIP;

COMPILE TIME; MODEL OF COMPUTATION; MULTI PROCESSOR SYSTEMS; PROCESS MERGING; PROCESS NETWORKS; RESOURCE CONSTRAINT; SYSTEM THROUGHPUT; THROUGHPUT MODELING;

MERGING;

EID: 77953089980     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5456953     Document Type: Conference Paper

References (11)

1. S. Verdoolaege et. al., "pn: a tool for improved derivation of process networks," EURASIP J. Embedded Syst., no. 1, pp. 19-19, 2007.
2. E. A. de Kock, "Multiprocessor mapping of process networks: a jpeg decoding case study," in Proc. of ISSS, 2002, pp. 68-73.
3. T. Stefanov, B. Kienhuis, and E. Deprettere, "Algorithmic transformation techniques for efficient exploration of alternative application instances," in Proc. of CODES, 2002, pp. 7-12.
4. T. Stefanov, "Converting weakly dynamic programs to equivalent process network specifications," 2004, phD thesis, Leiden University.
5. S. Meijer, H. Nikolov, and T. Stefanov, "On compile-time evaluation of process partitioning transformations for kahn process networks," in Proc. of CODES+ISSS, 2009.
6. H. Nikolov, T. Stefanov, and E. Deprettere, "Systematic and automated multiprocessor system design, programming, and implementation," IEEE TCAD, vol. 27, no. 3, pp. 542-555, 2008.
7. E. Cheung, H. Hsieh, and F. Balarin, "Automatic buffer sizing for rate-constrained kpn applications on multiprocessor system-on-chip," in Proc. of HLDVT, 2007, pp. 37-44.
8. J. Falk, J. Keinert, C. Haubelt, J. Teich, and S. S. Bhattacharyya, "A generalized static data flow clustering algorithm for mpsoc scheduling of multimedia applications," in Proc. of EMSOFT, 2008, pp. 189-198.
9. A. H. Ghamarian et. al., "Parametric throughput analysis of synchronous data flow graphs," in Proc. of DATE, 2008, pp. 116-121.
10. A. Moonen et. al., "Practical and accurate throughput analysis with the cyclo static dataflow model," in Proc. of MASCOTS, 2007, pp. 238-245.
11. B. K. Dwivedi, A. Kumar, and M. Balakrishnan, "Automatic synthesis of system on chip multiprocessor architectures for process networks," in Proc. of CODES+ISSS, 2004, pp. 60-65.