All digital linear voltage regulator for super-to near-threshold operation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 20, Issue 6, 2012, Pages 989-1001

  Hsieh, Wei Chih ^a   Hwang, Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Current efficiency; Digital; Linear regulator; Push pull; Response time constraint; Time interleaving

Indexed keywords

CURRENT EFFICIENCY; DIGITAL; LINEAR REGULATORS; PUSH-PULL; RESPONSE-TIME CONSTRAINT; TIME-INTERLEAVING;

CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL CONTROL SYSTEMS; DIGITAL DEVICES; VOLTAGE DIVIDERS;

VOLTAGE REGULATORS;

EID: 84861184201     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2011.2143438     Document Type: Article

References (23)

1. R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits," Proc. IEEE, vol. 98, no. 2, pp. 253-266, Feb. 2010.
2. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000. (Pubitemid 32070549)
3. M. Nakai, S. Akui, K. Seno, T. Meguro, T. Seki, T. Kondo, A. Hashiguchi, H. Kawahara, K. Kumano, and M. Shimura, "Dynamic voltage and frequency management for a low-power embedded microprocessor," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 28-35, Jan. 2005.
4. J. Kwong, Y. K. Ramadass, N. Verma, and A. P. Chandrakasan, "A 65 nm sub-microcontroller with integrated SRAM and switched capacitor DC-DC converter," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 115-126, Jan. 2009.
5. J. Lee, G. Hatcher, L.Vandenberghe, and C.-K. K.Yang, "Evaluation of fully-integrated switching regulators for CMOS process technologies," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 9, pp. 1017-1027, Sep. 2007. (Pubitemid 47295154)
6. P. Li, L. Xue, P. Hazucha, T. Karnik, and R. Bashirullah, "A delay-locked loop synchronization scheme for high-frequency multiphase hysteretic DC-DC converters," IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3131-3145, Nov. 2009.
7. Z. Zhao and A. Prodic, "Continuous-time digital controller for highfrequency DC-DC converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 564-573, Mar. 2008. (Pubitemid 351460498)
8. D. Kwon and G. A. Rincon-Mora, "Single-inductor-multiple-output switching DC-DC converters," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 8, pp. 614-618, Aug. 2009.
9. M. El-Nozahi, A. Amer, J. Torres, K. Entesari, and E. Sánchez-Sinencio, "A 25mA0.13 mCMOSLDOregulator with power-supply rejection better than 56 dB up to 10 MHz using a feedforward ripple-cancellation technique," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 330-331.
10. M. Al-Shyoukh, H. Lee, and R. Perez, "A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation," IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1732-1742, Aug. 2007.
11. R. J. Milliken, J. Silva-Martinez, and E. Sanchez-Sinencio, "Full on-chip CMOS low-dropout voltage regulator," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 9, pp. 1879-1890, Sep. 2007. (Pubitemid 47456029)
12. P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933-940, Apr. 2005.
13. E. Alon and M. Horowitz, "Integrated regulation for energy-efficient digital circuits," IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1795-1807, Aug. 2008.
14. P. Hazucha, S. T. Moon, G. Schrom, F. Paillet, D. Gardner, S. Rajapandian, and T. Karnik, "High voltage tolerant linear regulator with fast digital control for biasing of integrated DC-DC converters," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 66-73, Jan. 2007. (Pubitemid 46103870)
15. Y. Okuma, K. Ishida, Y. Ryu, X. Zhang, P.-H. Chen, K.Watanabe, M. Takamiya, and T. Sakurai, "0.5-V input digital ldo with 98.7 current efficiency and 2.7 a quiescent current in 65 nm CMOS," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), 2010, pp. 1-4.
16. L. L. Lewyn, T. Ytterdal, C. Wulff, and K. Martin, "Analog circuit design in nanoscale CMOS technologies," Proc. IEEE, vol. 97, no. 10, pp. 1687-1714, Oct. 2009.
17. B. Murmann, "Digitally assisted analog circuits," IEEE Micro, vol. 26, no. 2, pp. 38-47, Mar.-Apr. 2006.
18. D. Markovic, C. C. Wang, L. P. Alarcon, T.-T. Liu, and J. M. Rabaey, "Ultralow-power design in near-threshold region," Proc. IEEE, vol. 98, no. 2, pp. 237-252, Feb. 2010.
19. W.-C. Hsieh and W. Hwang, "Low quiescent current variable output digital controlled voltage regulator," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2010, pp. 609-612.
20. S. Devarajan, L. Singer, D. Kelly, S. Decker, A. Kamath, and P. Wilkins, "A 16-bit, 125 ms/s, 385 mW, 78.7 dB SNR CMOS pipeline ADC," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3305-3313, Dec. 2009.
21. G. Li, Y. M. Tousi, A. Hassibi, and E. Afshari, "Delay-line-based analog-to-digital converters," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 6, pp. 464-468, Jun. 2009.
22. T.-H. Kim, R. Persaud, and C. H. Kim, "Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 874-880, Apr. 2008. (Pubitemid 351464080)
23. Nanoscale Integr. Modeling (NIMO) Group, Arizona State Univ., Tempe, "Predictive technology model," 2008. [Online]. Available: http://ptm.asu.edu/