A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 8, 2007, Pages 1732-1741

  Al Shyoukh, Mohammad ^b,c   Lee, Hoi ^a,c   Perez, Raul ^a,d  

^a IEEE   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c The University of Texas at Dallas   (United States)

^d FyreStorm Inc   (United States)

Author keywords

Linear regulator; Load transient response; Low dropout regulator (LDO); Pass device; Power management integrated circuits; Voltage buffer

Indexed keywords

LINEAR REGULATORS; LOAD TRANSIENT RESPONSE; LOW DROPOUT REGULATOR (LDO); PASS DEVICES; POWER MANAGEMENT INTEGRATED CIRCUITS; VOLTAGE BUFFERS;

BANDWIDTH; ELECTRIC ATTENUATORS; ELECTRIC IMPEDANCE;

ELECTRIC CURRENT REGULATORS;

EID: 34547441309     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.900281     Document Type: Conference Paper

References (17)

1. G. A. Rincon-Mora and P. E. Allen, "A low-voltage, low quiescent current, low drop-out regulator," IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 36-44, Jan. 1998.
2. G. A. Rincon-Mora and P. E. Allen, "Optimized frequency-shaping circuit toplogies for LDO's," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 6, pp. 703-708, Jun. 1998.
3. G. A. Rincon-Mora, "Active capacitor multiplier in Miller-compensated circuits," IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 26-32, Jan. 2000.
4. K. N. Leung and P. K. T. Mok, "A capacitor-free CMOS low-dropout regulator with damping-factor-control-frequency compensation," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1691-1702, Oct. 2003.
5. C. K. Chava and J. Silva-Martinez, "A frequency compensation scheme for LDO voltage regulators," IEEE Tians. Circuits Syst. I, vol. 51, no. 6, pp. 1041-1050, Jun. 2004.
6. B. Y. Kamath, R. G. Meyer, and P. R. Gray, "Relationship between frequency response and settling time of operational amplifier," IEEE J. Solid-State Circuits, vol. SC-9, pp. 347-352, Dec. 1974.
7. C. T. Chuang, "Analysis of the settling behavior of an operational amplifier," IEEE J. Solid-State Circuits, vol. SC-17, pp. 74-80, Feb. 1982.
8. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
9. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 629-633, Dec. 1983.
10. R. Reay and G. Kovacs, "An unconditionally stable two-stage CMOS amplifier," IEEE J. Solid-State Circuits, vol. 30, no. 5, pp. 591-594, May 1995.
11. G. Palmisano and G. Palumbo, "A compensation strategy for two-stage CMOS opamps based on current buffer," IEEE Trans. Circuits Syst. I, Fundam. Theory Applicat., vol. 44, no. 3, pp. 257-262, Mar. 1997.
12. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, Inc., 2001.
13. D. B. Ribner and M. A. Copeland, "Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range," IEEE J. Solid-State Circuits, vol. SC-19, no. 12, pp. 919-925, Dec. 1984.
14. R. Hogervorst, J. P. Tero, and J. H. Huijsing, "A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1505-1513, Dec. 1994.
15. H. Lee, K. N. Leung, and P. K. T. Mok, "Low-voltage analog circuit techniques using bias-current reutilization, self-biasing and signal superposition," in Proc. IEEE Int. Conf Electron Devices and Solid-State Circuits, 2005, pp. 533-536.
16. M. Al-Shyoukh, R. A. Perez, and H. Lee, "A transient-enhanced 20-μA-quiescent 200 mA-load low-dropout regulator with buffer impedance attenuation," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2006, pp. 615-618.
17. P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933-940, Apr. 2005.