High voltage tolerant linear regulator with fast digital control for biasing of integrated DC-DC converters

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 1, 2007, Pages 66-73

  Hazucha, Peter ^a,b   Moon, Sung Tae ^a,b   Schrom, Gerhard ^b   Paillet, Fabrice ^a,b   Gardner, Donald ^a,b   Rajapandian, Saravanan ^a,c   Karnik, Tanay ^a,b  

^a IEEE   (United States)

^b INTEL CORPORATION   (United States)

^c SILICON LABORATORIES   (United States)

Author keywords

Buck converter; CMOS; DC DC converter; Digital control; Linear regulator; Power delivery; Voltage regulator

Indexed keywords

BUCK CONVERTERS; DC-DC CONVERTERS; DIGITAL CONTROL; LINEAR REGULATORS; POWER DELIVERY;

CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL CONTROL SYSTEMS; ELECTRIC CONVERTERS; ELECTRIC INDUCTORS;

VOLTAGE REGULATORS;

EID: 33846197039     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.885060     Document Type: Article

References (11)

1. M. Xu, Y. Ren, J. Zhou, and F. C. Lee, "1-MHz self-driven ZVS fullbridge converter for 48-V power pod and DC/DC brick," IEEE Trans. Power Electron., vol. 20, no. 5, pp. 997-1006, Sep. 2005.
2. V. Kursun, S. G. Narendra, V. De, and E. G. Friedman, "Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor," IEEE Trans. Very Large Scale Integr. (VLSI) Circuits, vol. 11, no. 3, pp. 514-522, Jun. 2003.
3. G. Schrom, P. Hazucha, J.-H. Hahn, V. Kursun, D. Gardner, S. Narendra, T. Karnik, and V. De, "Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation," in Proc. ISLPED, 2004, pp. 263-268.
4. J. Kim and M. A. Horowitz, "An efficient digital sliding controller for adaptive power-supply regulation," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 639-647, May 2002.
5. P. Hazucha, G. Schrom, J. Hahn, B. A. Bloechel, P. Hack, G. E. Dermer, S. Narendra, D. Gardner, T. Karnik, V. De, and S. Borkar, "A 233 MHz, 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 838-845, Apr. 2005.
6. J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, "A 4 μA-quiescent-current dual-mode buck converter IC for cellular phone applications," J. Solid-State Circuits, vol. 39, no. 12, pp. 2342-2348, Dec. 2004.
7. P. Hazucha, T. Karnik, B. A., Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933-940, Apr. 2005.
8. S. Rajapandian, K. L. Shepard, P. Hazucha, and T. Karnik, "High-tension power delivery: operating 0.18 μm CMOS digital logic at 5.4 V," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 298-299.
9. R. Redl, B. P. Erisman, and Z. Zansky, "Optimizing the load transient response of the buck converter," in Proc. IEEE Applied Power Electronics Conf. and Exposition (APEC), 1998, vol. 1, pp. 170-176.
10. A. Waizman and C.-Y. Chung, "Resonant free power network design using extended adaptive voltage positioning (EAVP) methodology," IEEE Trans. Adv. Packag., vol. 24, no. 3, pp. 236-244, Aug. 2001.
11. P. Hazucha, S. T. Moon, G. Schrom, F. Paillet, D.S. Gardner, S. Rajapandian, and T. Karnik, "A linear regulator with fast digital control for biasing integrated DC-DC converters," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 2180-2189.