Proactive instruction fetch

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2011, Pages 152-162

  Ferdman, Michael ^a,b   Kaynak, Cansu ^b   Falsafi, Babak ^b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b EPFL   (Switzerland)

Author keywords

branch prediction; caching; instruction streaming; prefetching

Indexed keywords

BRANCH PREDICTION; BRANCH PREDICTORS; CACHE MISS; CACHING; CONTROL-FLOW; DYNAMIC VARIATIONS; HIT RATE; INSTRUCTION CACHES; INSTRUCTION FETCH; INSTRUCTION STREAMS; PERFORMANCE BOTTLENECKS; PREFETCH MECHANISM; PREFETCHES; PREFETCHING; SOURCE OF INSTABILITY; WORKING SET;

COMPUTER HARDWARE DESCRIPTION LANGUAGES; FORECASTING; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS;

CACHE MEMORY;

EID: 84858759165     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2155620.2155638     Document Type: Conference Paper

References (35)

1. Anastassia Ailamaki, David J. DeWitt, Mark D. Hill, and David A. Wood. DBMSs on a modern processor: Where does time go? In The VLDB Journal, pages 266-277, September 1999.
2. D. W. Anderson, F. J. Sparacio, and Robert M. Tomasulo. The IBM system/360 model 91: Machine philosophy and instruction handling. IBM Journal of Research and Development, 11(1):8-24, 1967.
3. Murali Annavaram, Jignesh M. Patel, and Edward S. Davidson. Call graph prefetching for database applications. ACM Transactions on Computer Systems, 21(4):412-444, 2003.
4. Ioana Burcea, Stephen Somogyi, Andreas Moshovos, and Babak Falsafi. Predictor virtualization. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems, March 2008.
5. I-Cheng K. Chen, Chih-Chieh Lee, and Trevor N. Mudge. Instruction prefetching using branch prediction information. In Proceedings of the International Conference on Computer Design, October 1997.
6. Michael Ferdman, Thomas F. Wenisch, Anastasia Ailamaki, Babak Falsafi, and Andreas Moshovos. Temporal instruction fetch streaming. In Proceedings of the 41st International Symposium on Microarchitecture, December 2008.
7. John W. C. Fu, Janak H. Patel, and Bob L. Janssens. Stride directed prefetching in scalar processors. In Proceedings of the 25th Annual International Symposium on Microarchitecture, November 1992.
8. Nikos Hardavellas, Michael Ferdman, Babak Falsafi, and Anastasia Ailamaki. Reactive NUCA: Near-optimal block placement and replication in distributed caches. In Proceedings of the 36th Annual International Symposium on Computer Architecture, June 2009.
9. Nikos Hardavellas, Ippokratis Pandis, Ryan Johnson, Naju Mancheril, Anastassia Ailamaki, and Babak Falsafi. Database servers on chip multiprocessors: Limitations and opportunities. In Proceedings of the 3rd Conference on Innovative Data Systems Research, January 2007.
10. Stavros Harizopoulos and Anastassia Ailamaki. STEPS towards cache-resident transaction processing. In Proceedings of the 30th International Conference on Very Large Databases, August 2004.
11. Aamer Jaleel and Bruce L. Jacob. In-line interrupt handling for software-managed TLBs. In Proceedings of the International Conference on Computer Design, September 2001.
12. Norman P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture, May 1990.
13. Kimberly Keeton, David A. Patterson, Yong Qiang He, Roger C. Raphael, and Walter E. Baker. Performance characterization of a Quad Pentium Pro SMP using OLTP workloads. In Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998.
14. Jack L. Lo, Luiz Andre Barroso, Susan J. Eggers, Kourosh Gharachorloo, Henry M. Levy, and Sujay S. Parekh. An analysis of database workload performance on simultaneous multithreaded processors. In Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998.
15. Chi-Keung Luk. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors. In Proceedings of the 28th International Symposium on Computer Architecture, June 2001.
16. Chi-Keung Luk and Todd C. Mowry. Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors. In Proceedings of the 31st Annual International Symposium on Microarchitecture, December 1998.
17. Onur Mutlu, Jared Stark, Chris Wilkerson, and Yale N. Patt. Runahead execution: An effective alternative to large instruction windows. IEEE Micro, 23(6):20-25, Nov.-Dec. 2003.
18. Kyle J. Nesbit and James E. Smith. Data cache prefetching using a global history buffer. In Proceedings of the 10th International Symposium on High-Performance Computer Architecture, February 2004.
19. Jim Pierce and Trevor Mudge. Wrong-path instruction prefetching. In Proceedings of the 29th Annual International Symposium on Microarchitecture, December 1996.
20. Alex Ramirez, Luiz Andre Barroso, Kourosh Gharachorloo, Robert Cohn, Josep Larriba-Pey, P. Geoffrey Lowney, and Mateo Valero. Code layout optimizations for transaction processing workloads. In Proceedings of the 28th Annual International Symposium on Computer Architecture, June 2001.
21. Alex Ramirez, Oliverio J. Santana, Josep L. Larriba-Pey, and Mateo Valero. Fetching instruction streams. In Proceedings of the 35th Annual International Symposium on Microarchitecture, December 2002.
22. Glenn Reinman, Brad Calder, and Todd Austin. Fetch directed instruction prefetching. In Proceedings of the 32nd Annual International Symposium on Microarchitecture, December 1999.
23. Glenn Reinman, Brad Calder, and Todd M. Austin. Optimizations enabled by a decoupled front-end architecture. IEEE Transactions on Computers, 50(4):338-355, 2001.
24. Oliverio J. Santana, Alex Ramirez, and Mateo Valero. Enlarging instruction streams. IEEE Transactions on Computers, 56(10):1342-1357, 2007.
25. Alan Jay Smith. Sequential program prefetching in memory hierarchies. Computer, 11(12):7-21, 1978.
26. Stephen Somogyi, Thomas F. Wenisch, Anastasia Ailamaki, and Babak Falsafi. Spatio-temporal memory streaming. In Proceedings of the 36th Annual International Symposium on Computer Architecture, June 2009.
27. Lawrence Spracklen, Yuan Chou, and Santosh G. Abraham. Effective instruction prefetching in chip multiprocessors for modern commercial applications. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture, February 2005.
28. Viji Srinivasan, Edward S. Davidson, Gary S. Tyson, Mark J. Charney, and Thomas R. Puzak. Branch history guided instruction prefetching. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, January 2001.
29. Robert Stets, Kourosh Gharachorloo, and Luiz Andre Barroso. A detailed comparison of two transaction processing workloads. In Proceedings of the International Workshop on Workload Characterization, November 2002.
30. Karthik Sundaramoorthy, Zach Purser, and Eric Rotenburg. Slipstream processors: Improving both performance and fault tolerance. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
31. Alexander V. Veidenbaum. Instruction cache prefetching using multilevel branch prediction. In Proceedings of the International Symposium on High-Performance Computing, November 1997.
32. Thomas F. Wenisch, Stephen Somogyi, Nikolaos Hardavellas, Jangwoo Kim, Anastassia Ailamaki, and Babak Falsafi. Temporal streaming of shared memory. In Proceedings of the 32nd International Symposium on Computer Architecture, June 2005.
33. Thomas F. Wenisch, Roland E. Wunderlich, Michael Ferdman, Anastassia Ailamaki, Babak Falsafi, and James C. Hoe. SimFlex: Statistical sampling of computer system simulation. IEEE Micro, 26(4):18-31, July-Aug. 2006.
34. Jingren Zhou and Kenneth A. Ross. Buffering database operations for enhanced instruction cache performance. In Proceedings of the ACM SIGMOD International Conference on Management of Data, June 2004.
35. Craig B. Zilles and Gurindar S. Sohi. Execution-based prediction using speculative slices. In Proceedings of the 28th International Symposium on Computer Architecture, June 2001.