A detailed comparison of two transaction processing workloads

2002 IEEE International Workshop on Workload Characterization, WWC 2002

Volumn , Issue , 2002, Pages 37-48

  Stets, R ^a   Gharachorloo, K ^a   Barroso, L A ^a,b  

^a HEWLETT PACKARD COMPANY   (United States)

^b GOOGLE INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENGINES;

ARCHITECTURAL DECISION; ARCHITECTURAL FEATURES; COMMERCIAL APPLICATIONS; CYCLES PER INSTRUCTIONS; FULL-SYSTEM SIMULATION; ONLINE TRANSACTION PROCESSING; OUT-OF-ORDER EXECUTION; TRANSACTION PROCESSING;

DATABASE SYSTEMS;

EID: 84952763835     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WWC.2002.1226492     Document Type: Conference Paper

References (21)

1. L. A. Barroso, K. Gharachorloo, A. Nowatzyk, and B. Verghese. Impact of Chip-Level Integration on Performance of OLTP Workloads. 6th International Symposium on High-Performance Computer Architecture, January 2000.
2. L. A. Barroso, K. Gharachorloo, and E. Bugnion. Memory System Characterization of Commercial Workloads. 25th Annual International Symposium on Computer Architecture, pages 3-14, June 1998.
3. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. 27th Annual International Symposium on Computer Architecture, pages 282-293, June 2000.
4. Z. Cvetanovic and D. Bhandarkar. Characterization of Alpha AXP performance using TP and SPEC workloads. 21st Annual International Symposium on Computer Architecture, pages 60-70, April 1994.
5. Z. Cvetanovic and D. Donaldson. AlphaServer 4100 Performance Characterization. Digital Technical Journal, 8(4), pages 3-20, 1996.
6. R. J. Eickemeyer, R. E. Johnson, S. R. Kunkel, M. S. Squillante, and S. Liu. Evaluation of multithreaded uniprocessors for commercial application environments. 23rd Annual International Symposium on Computer Architecture, pages 203-212, May 1996.
7. K. Keeton, D. A. Patterson, Y. Q. He, R. C. Raphael, and W. E. Baker. Performance Characterization of the Quad Pentium Pro SMP Using OLTP Workloads. 25th Annual International Symposium on Computer Architecture, pages 15-26, June 1998.
8. J. Lo, L. A. Barroso, S. Eggers, K. Gharachorloo, H. Levy, and S. Parekh. An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors. 25th Annual International Symposium on Computer Architecture, June 1998.
9. T. Lovett and R. Clapp. STiNG: A CC-NUMA Computer System for the Commercial Marketplace. 23rd Annual International Symposium on Computer Architecture, pages 308-317, May, 1996.
10. A. M. G. Maynard, C. M. Donnelly, and B. R. Olszewski. Contrasting characteristics and cache performance of technical and multi-user commercial workloads. 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 145-156, October 1994.
11. M. Martin, D. Sorin, A. Ailamaki, A. Alameldeen, R. Dickson, C. Mauer, K. Moore, M. Plakal, M. Hill, D. Wood. Timestamp Snooping: An Approach for Extending SMPs. 9th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 25-36, November 2000.
12. A. Nanda, K. Mak, K. Sugavanam, R. Sahoo, V. Soundararajan, and T. Smith. MemorIES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design. 9th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 37-48, November 2000.
13. S. E. Perl and R. L. Sites. Studies of windows NT performance using dynamic execution traces. 2nd Symposium on Operating System Design and Implementation, pages 169-184, October 1996.
14. P. Ranganathan, K. Gharachorloo, S. Adve, and L. A. Barroso. Performance of Database Workloads on Shared- Memory Systems with Out-of-Order Processors. 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII), pages 307-318, October 1998.
15. A. Ramirez, L.A. Barroso, K. Gharachorloo, R. Cohn, J. Larriba-Pey, P.G. Lowney, and M. Valero. Code Layout Optimizations for Transaction Processing Workloads. 28th Annual International Symposium on Computer Architecture, pages 155-166, June, 2001.
16. M. Rosenblum, E. Bugnion, S. A. Herrod, E. Witchel, and A. Gupta. The impact of architectural trends on operating system performance. 15th ACM Symposium on Operating System Principles, December 1995.
17. M. Rosenblum, E. Bugnion, S. Herrod, and Scott Devine. Using the SimOS machine simulator to study complex computer systems. ACM Transactions on Modeling and Computer Simulation, Vol 7, No. 1, pages 78-103, January 1997.
18. R. L. Sites and R. T. Witek. Alpha Architecture Reference Manual (third edition). Digital Press, 1998.
19. Transaction Processing Performance Council web site. http://www.tpc.org.
20. Transaction Processing Performance Council. TPC Benchmark B Standard Specification Revision 2.0. June 1994.
21. Transaction Processing Performance Council. TPC Benchmark C Standard Specification Revision 3.5. October 1999.