Call graph prefetching for database applications

ACM Transactions on Computer Systems

Volumn 21, Issue 4, 2003, Pages 412-444

  Annavaram, Murali ^a   Patel, Jignesh M ^b   Davidson, Edward S ^b,c  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c 2239 EECS ^*  (United States)

Author keywords

Call graph; Database; Instruction cache prefetching

Indexed keywords

ALGORITHMS; ARCHITECTURAL DESIGN; CACHE MEMORY; CODES (SYMBOLS); GRAPH THEORY; HIERARCHICAL SYSTEMS; OPTIMIZATION;

CALL GRAPH; DATABASE; INSTRUCTION CACHE PREFETCHING;

DATABASE SYSTEMS;

EID: 2442585659     PISSN: 07342071     EISSN: None     Source Type: Journal    
DOI: 10.1145/945506.945509     Document Type: Article

References (37)

1. AILAMAKI, A., DEWITT, D., HILL, M., AND WOOD, D. 1999. DBMSs on a Modern Processor: Where Does Time Go? In Proceedings of the 25th International Conference on Very Large Data Bases. 266-277.
2. ANNAVARAM, M. 2001. Prefetch Mechanisms that Acquire and Exploit Application Specific Knowledge. Ph.D. thesis, University of Michigan, EECS Department.
3. ANNAVARAM, M., PATEL, J., AND DAVIDSON, E. 2001a. Call Graph Prefetching for Database Applications. In Proceedings of the 7th International Symposium on High Performance Computer Architecture. 281-290.
4. ANNAVARAM, M., PATEL, J., AND DAVIDSON, E. 2001b. Data Prefetching by Dependence Graph Precomputation. In Proceedings of the 28th International Symposium on Computer Architecture. 52-61.
5. BERNSTEIN, P., BRODIE, M., CERI, S., DEWITT, D., FRANKLIN, M., GARCIA-MOLINA, H., GRAY, J., HELD, G., HELLERSTEIN, J., JAGADISH, H., LESK, M., MAIER, D., NAUGHTON, J., PIRAHESH, H., STONEBRAKER, M., AND ULLMAN, J. 1998. The Asilomar Report on Database Research. SIGMOD Record 27, 4 (December), 74-80.
6. BITTON, D., DEWITT, D. J., AND TURBYFILL, C. 1983. Benchmarking database systems a systematic approach. In Proceedings of the 9th International Conference on Very Large Data Bases. 8-19.
7. BONCZ, P., RÜHL, T., AND KWAKKEL, F. 1998. The Drill Down Benchmark. In Proceedings of the 24th International Conference on Very Large Data Bases. 628-632.
8. BURGER, D. AND AUSTIN, T. 1997. The SimpleScalar Tool Set. Tech. Rep. 1342, University of Wisconsin-Madison, Computer ScienceDepartment. June.
9. CAREY, M., DEWITT, D., FRANKLIN, M., HALL, N., MCAULIFFE, M., NAUGHTON, J., SCHUH, D., SOLOMON, M., TAN, C., TSATALOS, O., WHITE, S., AND ZWILLING, M. 1994. Shoring Up Persistent Applications. In Proceedings of the 1994 ACM SIGMOD International Conference on Management of Data. 383-394.
10. CHEN, I.-C. K., LEE, C.-C., AND MUDGE, T. 1997. Instruction Prefetching Using Branch Prediction Information. In Proceedings of the International Conference on Computer Design. 593-601.
11. CVETANOVIC, Z. AND BHANDARKAR, D. 1994. Characterization of Alpha AXP Performance Using TP and SPEC Workloads. In Proceedings of the 21st International Symposium on Computer Architecture. 60-70.
12. EICKEMEYER, R., JOHNSON, R., KUNKEL, S., SQUILLANTE, M., AND LIU, S. 1996. Evaluation of Multi-threaded Uniprocessors for Commercial Application Environments. In Proceedings of the 23rd International Symposium on Computer Architecture. 203-212.
13. FRANKLIN, M., ALEXANDER, R., JAUHARI, R., MAYNARD, A., AND OLSZEWSKI, B. 1994. Commercial Workload Performance in the IBM POWER2 RISC System/6000 Processor. IBM J. Res. Dev. 38, 5 (April), 555-561.
14. GLOY, N., BLACKWELL, T., SMITH, M., AND CALDER, B. 1997. Procedure Placement Using Temporal Ordering Information. In Proceedings of the 30th International Symposium on Microarchitecture. 303-313.
15. HASHEMI, A., KAELI, D., AND CALDER, B. 1997. Efficient Procedure Mapping Using Cache Line Coloring. In Proceedings of the SIGPLAN '97 Conference on Programming Language Design and Implementation. 171-182.
16. HSU, W.-C. AND SMITH, J. 1998. A Performance Study of Instruction Cache Prefetching Methods. IEEE Trans. Comput. 47, 5 (May), 497-508.
17. INTEL WEB SITE: HTTP://WWW.DEVELOPER.INTEL.COM/DRC/MMX/APPNOTES/PERFMON. HTM Survey of Pentium Processor Performance Monitoring Capabilities & Tools.
18. JOSEPH, D. AND GRUNWALD, D. 1997. Prefetching Using Markov Predictors. In Proceedings of the 24th International Symposium on Computer Architecture. 252-263.
19. JOUPPI, N. 1990. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In Proceedings of the 17th International Symposium on Computer Architecture. 364-373.
20. KALAMATIANOS, J. AND KAELI, D. 1998. Temporal-Based Procedure Reordering for Improved Instruction Cache Performance. In Proceedings of the 4th International Symposium on High Performance Computer Architecture. 244-253.
21. Lo, J., BARROSO, L. A., EGGERS, S. J., GHARACHORLOO, K., LEVY, H. M., AND PAREKH, S. S. 1998. An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors. In Proceedings of the 25th International Symposium on Computer Architecture. 39-50.
22. LUK, C. AND MOWRY, T. 2001. Architectural and compiler support for effective instruction prefetching: a cooperative approach. ACM Trans. Comput. Syst. 19, 0 (Feb.), 71-109.
23. MAYNARD, A., DONNELLY, C., AND OLSZEWSKI, B. R. 1994. Contrasting characteristics and cache performance of technical and multi-user commercial workloads. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems. 145-156.
24. NYBERG, C., BARCLAY, T., CVETANOVIC, Z., GRAY, J., AND LOMET, D. 1994. AlphaSort: a RISC machine sort. In Proceedings of the 1994 ACM SIGMOD International Conference on Management of Data. 233-242.
25. PETTIS, K. AND HANSEN, R. 1990. Profile Guided Code Positioning. In SIGPLAN '90 Conference on Programming Language Design and Implementation. 16-27.
26. PIERCE, J. AND MUDGE, T. 1996. Wrong-path Prefetching. In Proceedings of the 29th International Symposium on Microarchitecture. 264-273.
27. REINMAN, G., CALDER, B., AND AUSTIN, T. 1999. Fetch Directed Instruction Prefetching. In Proceedings of the 32nd International Symposium on Microarchitecture. 16-27.
28. ROMER, T., VOELKER, G., LEE, D., WOLMAN, A., WONG, W., LEVY, H., BERSHAD, B., AND CHEN, B. 1997. Instrumentation and Optimization of Win32/Intel Executables Using Etch. In USENIX Windows NT Workshop. 1-7.
29. RUPLEY, J., ANNAVARAM, M., DEVALE, J., DIEP, T., AND BLACK, B. 2002. Comparing and Contrasting a Commercial OLTP Workload with CPU2000 on IPF. In the 5th Workshop on Workload Characterization.
30. SHATDAL, A., KANT, C., AND NAUGHTON, J. 1994. Cache Conscious Algorithms for Relational Query Processing. In Proceedings of the 20th International Conference on Very Large Data Bases. 510-521.
31. SMITH, A. 1978. Sequential Program Prefetching in Memory Hierarchies. IEEE Comput. 11, 2 (December), 7-21.
32. SRINIVASAN, V., DAVIDSON, E., AND TYSON, G. 2003. A Prefetch Taxonomy. IEEE Trans. Comput.
33. SRINIVASAN, V., DAVIDSON, E., TYSON, G., CHARNEY, M., AND PUZAK, T. 2001. Branch History Guided Instruction Prefetching. In Proceedings of the 7th International Symposium on High Performance Computer Architecture. 291-300.
34. SRIVASTAVA, A. AND EUSTACE, A. 1994. ATOM: A System for Building Customized Program Analysis Tools. Tech. Rep. 94/2, Digital Western Research Laboratory. March.
35. SRIVASTAVA, A. AND WALL, D. 1992. A Practical System for Intermodule Code Optimization at Link-Time. Tech. Rep. 92/6, Digital Western Research Laboratory. June.
36. TRANCOSO, P., LARRIBA-PEY, J., ZHANG, Z., AND TORELLAS, J. 1997. The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors. In Procedings of the 3rd International Symposium on High Performance Computer Architecture. 211-220.
37. TPC. 1999. TPC Benchmark H Standard Specification (Decision Support). In Revision 1.1.0.