Temporal instruction fetch streaming

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 1-10

  Ferdman, Michael ^a,c   Wenisch, Thomas F ^b   Ailamaki, Anastasia ^a,c   Falsafi, Babak ^c   Moshovos, Andreas ^d  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c EPFL   (Switzerland)

^d UNIVERSITY OF TORONTO   (Canada)

Author keywords

Caching; Fetch directed; Instruction streaming; Prefetching

Indexed keywords

BRANCH PREDICTION; BRANCH PREDICTORS; CACHE ACCESS; CACHE MISS; CACHE PREFETCHING; CACHING; CAPACITY CONSTRAINTS; CONTROL FLOW GRAPHS; CONTROL FLOWS; FETCH-DIRECTED; INSTRUCTION CACHES; INSTRUCTION FETCH; INSTRUCTION STREAMING; INSTRUCTION STREAMS; L2 CACHE; LOOK-AHEAD; OFFLINE; PERFORMANCE BOTTLENECKS; PREFETCHING; STORAGE OVERHEAD; WORKING SET;

INFORMATION THEORY; MICROPROCESSOR CHIPS; TRACE ANALYSIS;

CACHE MEMORY;

EID: 66749100028     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771774     Document Type: Conference Paper

References (40)

1. A. Ailamaki, D. J. DeWitt, M. D. Hill, and D. A. Wood. DBMSs on a modern processor: Where does time go? The VLDB Journal, Sept. 1999.
2. D. W. Anderson, F. J. Sparacio, and R. M. Tomasulo. The IBM system/360 model 91: Machine philosophy and instruction handling. IBM Journal of Research and Development, 11(1):8-24, 1967.
3. M. Annavaram, J. M. Patel, and E. S. Davidson. Call graph prefetching for database applications. ACM Transactions on Computer Systems, 21(4):412-444, 2003.
4. I. Burcea, S. Somogyi, A. Moshovos, and B. Falsafi. Predictor virtualization. Proc. 13th Int'l Conference on Architectural Support for Programming Languages and Operating Systems, 2008.
5. I-C. K. Chen, C.-C. Lee, and T. N. Mudge. Instruction prefetching using branch prediction information. Int'l Conference on Computer Design, 1997.
6. T. M. Chilimbi. Efficient representations and abstractions for quantifying and exploiting data reference locality. Proc. SIGPLAN '01 Conference on Programming Language Design and Implementation, 2001.
7. Y. Chou. Low-cost epoch-based correlation prefetching for commercial applications. 40th Annual Int'l Symposium on Microarchitecture, Dec. 2007.
8. M. Ferdman and B. Falsafi. Last-touch correlated data streaming. Int'l Symposium on Performance Analysis of Systems and Software, 2007.
9. J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers, C-30(7):478-490, Jul. 1981.
10. C. G. Nevill-Manning and I. H. Witten. Identifying hierarchical structure in sequences: A linear-time algorithm. Journal of Artificial Intelligence Research, 7, 1997.
11. N. Hardavellas, I. Pandis, R. Johnson, N. Mancheril, A. Ailamaki, and B. Falsafi. Database servers on Chip Multiprocessors: Limitations and Opportunities. 3rd Biennial Conference on Innovative Data Systems Research, 2007.
12. S. Harizopoulos and A. Ailamaki. Steps towards cache-resident transaction processing. Proc. 30th Int'l Conference on Very Large Data Bases (VLDB '04), Aug. 2004.
13. R. Hedge. Optimizing application performance on Intel Core microarchitecture using hardware-implemented prefetchers. http://www.intel.com/ cd/ids/developer/asmo-na/eng/298229.htm.
14. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. Proc. 17th Annual Int'l Symposium on Computer Architecture, May 1990.
15. K. Keeton, D. A. Patterson, Y. Q. He, R. C. Raphael, and W. E. Baker. Performance characterization of a quad Pentium Pro SMP using OLTP workloads. Proc. 25th Annual Int'l Symposium on Computer Architecture, Jun. 1998.
16. J. R. Larus. Whole program paths. Proc. SIGPLAN '99 Conference on Programming Language Design and Implementation (PLDI), 1999.
17. J. L. Lo, L. A. Barroso, S. J. Eggers, K. Gharachorloo, H. M. Levy, and S. S. Parekh. An analysis of database workload performance on simultaneous multithreaded processors. Proc. 25th Annual Int'l Symposium on Computer Architecture, Jun. 1998.
18. C.-K. Luk. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors. Proc. 28th Annual Int'l Symposium on Computer Architecture, Jun. 2001.
19. C.-K. Luk and T. C. Mowry. Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors. Proc. 31st Annual Int'l Symposium on Microarchitecture, Dec. 1998.
20. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: an effective alternative to large instruction windows. IEEE Micro, 23(6):20-25, Nov./Dec. 2003.
21. K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. Proc. 10th Symposium on High-Performance Computer Architecture, Feb. 2004.
22. A. Ramirez, L. A. Barroso, K. Gharachorloo, R. Cohn, J. Larriba-Pey, P.G. Lowney, and M. Valero. Code layout optimizations for transaction processing workloads. Proc. 28th Annual Int'l Symposium on Computer Architecture, Jun. 2001.
23. A. Ramirez, O. J Santana, J. L Larriba-Pey, and M. Valero. Fetching instruction streams. 35th Annual Int'l Symposium on Microarchitecture, Dec. 2002.
24. G. Reinman, B. Calder, and T. Austin. Fetch-directed instruction prefetching, Proc. 32nd Annual Int'l Symposium on Microarchitecture, Dec. 1999.
25. G. Reinman, B. Calder, and T. M. Austin. Optimizations enabled by a decoupled front-end architecture. IEEE Transactions Computers, 50(4):338-355, 2001.
26. E. Rotenberg, S. Bennett, and J. E. Smith. Trace cache: a low latency approach to high bandwidth instruction fetching. Proc. 29th Annual Int'l Symposium on Microarchitecture, Dec. 1996.
27. O. J. Santana, A. Ramirez, and M. Valero. Enlarging instruction streams. IEEE Transactions Computers, 56(10): 1342-1357, 2007.
28. T. Sherwood, S. Sair, and B. Calder. Predictor-directed stream buffers. 33rd Annual Int'l Symposium on Microarchitecture, Dec. 2000.
29. A. J. Smith. Sequential program prefetching in memory hierarchies. Computer, 11(12):7-21, 1978.
30. Y. Solihin, J. Lee, and J. Torrellas. Using a user-level memory thread for correlation prefetching. Proc. 29th Annual Int'l Symposium on Computer Architecture, May 2002.
31. L. Spracklen, Y. Chou, and S. G. Abraham. Effective instruction prefetching in chip multiprocessors for modern commercial applications. Proc. 11th Int'l Symposium on High-Performance Computer Architecture, 2005.
32. V. Srinivasan, E. S. Davidson, G. S. Tyson, M. J. Charney, and Thomas R. Puzak. Branch history guided instruction prefetching. 7th Int'l Symposium on High-Performance Computer Architecture, 2001.
33. R. Stets, K. Gharachorloo, and L. A. Barroso. A detailed comparison of two transaction processing workloads. IEEE Int'l Workshop on Workload Characterization. Nov. 2002.
34. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream processors: improving both performance and fault tolerance. Proc. 9th Int'l Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IX), Nov. 2000.
35. T. F. Wenisch. Temporal Memory Streaming. PhD Thesis, Carnegie Mellon University, Aug. 2007.
36. T. F. Wenisch, M. Ferdman, A. Ailamaki, B. Falsafi, and A. Moshovos. Temporal streams in commercial server applications. Proc. IEEE Int'l Symposium on Workload Characterization, Sept. 2008.
37. T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, A. Ailamaki, and B. Falsafi. Temporal streaming ofshared memory. Proc. 32nd Annual Int'l Symposium on Computer Architecture, Jun. 2005.
38. T. F. Wenisch, R. E. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. C. Hoe. SimFlex: statistical sampling of computer system simulation. IEEE Micro, 26(4): 18-31, Jul.-Aug. 2006.
39. J. Zhou and K. A. Ross. Buffering database operations for enhanced instruction cache performance. Proc. 2004 ACM SIGMOD Int'l Conference on Management of Data, 2004.
40. C. B. Zilles and G. S. Sohi. Execution-based prediction using speculative slices. Proc. 28th Annual Int'l Symposium on Computer Architecture, Jun. 2001.