BSIM-CG: A compact model of cylindrical/surround gate MOSFET for circuit simulations

Solid-State Electronics

Volumn 67, Issue 1, 2012, Pages 79-89

  Venugopalan, S ^a   Lu, Darsen D ^a   Kawakami, Yukiya ^b   Lee, Peter M ^b   Niknejad, Ali M ^a   Hu, Chenming ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Elpida Memory Inc   (Japan)

Author keywords

Berkeley short channel insulated gate FET model (BSIM); Compact modeling; Cylindrical gate; Spice model; Surround gate

Indexed keywords

BERKELEY SHORT-CHANNEL INSULATED-GATE FET MODEL (BSIM); COMPACT MODELING; CYLINDRICAL GATE; SPICE MODEL; SURROUND GATE;

CIRCUIT SIMULATION;

COMPUTER SIMULATION;

EID: 80455176942     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2011.09.001     Document Type: Article

References (21)

1. Takato H, Sunouchi K, Okabe N, Nitayama A, Hieda K, Horiguchi F, et al. High performance cmos surrounding gate transistor (SGT) for ultra high density lsis. In: Electron devices meeting, 1988. IEDM'88. Technical Digest, International; 1988. p. 222-5.
2. Bangsaruntip S, Cohen G, Majumdar A, Zhang Y, Engelmann S, Fuller N, et al. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling. In: Electron devices meeting, 2009. IEDM'09. Technical Digest, International; 2009.
3. Suk SD, Li M, Yeoh YY, Yeo KH, Cho KH, Ku IK, et al. Investigation of nanowire size dependency on TSNWFET. In: Electron devices meeting, 2007. IEDM'07. IEEE International; December 2007. p. 891-4.
4. B. Yang, K. Buddharaju, S. Teo, N. Singh, G. Lo, and D. Kwong Vertical silicon-nanowire formation and gate-all-around MOSFET Electron Dev Lett, IEEE 29 7 2008 791 794
5. S. Jin, M.V. Fischetti, and T. wei Tang Modeling of electron mobility in gated silicon nanowires at room temperature: surface roughness scattering, dielectric screening, and band nonparabolicity J Appl Phys 102 8 2007 083715
6. B. Ray, and S. Mahapatra Modeling and analysis of body potential of cylindrical gate-all-around nanowire transistor IEEE Trans Electron Dev 55 9 2008 2409 2416
7. Y.-S. Wu, and P. Su Analytical quantum-confinement model for short-channel gate-all-around MOSFETs under subthreshold region IEEE Trans Electron Dev 56 11 2009 2720 2725
8. D. Jimenez, B. Iniguez, J. Sune, L. Marsal, J. Pallares, and J. Roig Continuous analytic I-V model for surrounding-gate MOSFETs Electron Dev Lett, IEEE 25 8 2004 571 573
9. B. Yu, W.-Y. Lu, H. Lu, and Y. Taur Analytic charge model for surrounding-gate MOSFETs IEEE Trans Electron Dev 54 3 2007 492 496 (Pubitemid 46502203)
10. F. Liu, J. He, L. Zhang, J. Zhang, J. Hu, and C. Ma A charge-based model for long-channel cylindrical surrounding-gate MOSFETs from intrinsic channel to heavily doped body IEEE Trans Electron Dev 55 8 2008 2187 2194
11. G. Dessai, A. Dey, G. Gildenblat, and G.D. Smit Symmetric linearization method for double-gate and surrounding-gate MOSFET models Solid-State Electron 53 5 2009 548 556
12. O. Moldovan, B. Iniguez, D. Jimenez, and J. Roig Analytical charge and capacitance models of undoped cylindrical surrounding-gate MOSFETs IEEE Trans Electron Dev 54 1 2007 162 165 (Pubitemid 46056056)
13. http://public.itrs.net, process integration, devices, and structures ITRS update; 2008.
14. B. Yu, H. Lu, M. Liu, and Y. Taur Explicit continuous models for double-gate and surrounding-gate MOSFETs IEEE Trans Electron Dev 54 10 2007 2715 2722 (Pubitemid 47534491)
15. A.S. Householder The numerical treatment of a single nonlinear equation 1970 McGraw-Hill New York
16. Sentaurus, Synopsys Inc., 2010.
17. S.-Y. Oh, D. Ward, and R. Dutton Transient analysis of MOS transistors IEEE J Solid-State Circuits 15 4 1980 636 643
18. Y. Yuan, B. Yu, J. Song, and Y. Taur An analytic model for threshold voltage shift due to quantum confinement in surrounding gate MOSFETs with anisotropic effective mass Solid-State Electron 53 2 2009 140 144
19. J. Roldan, A. Godoy, F. Gamiz, and M. Balaguer Modeling the centroid and the inversion charge in cylindrical surrounding gate MOSFETs, including quantum effects IEEE Trans Electron Dev 55 1 2008 411 416
20. Dunga M, Lin C-H, Lu D, Xiong W, Cleavelin C, Patruno P, et al. BSIM-MG: A versatile multi-gate FET model for mixed-signal design. In: IEEE symposium on VLSI technology, 2007; June 2007. p. 60-1.
21. C.C. McAndrew Validation of MOSFET model source-drain symmetry IEEE Trans Electron Dev 53 9 2006 2202 2206 (Pubitemid 46405145)