Dynamic voltage and frequency scheduling for embedded processors considering power/performance tradeoffs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 19, Issue 10, 2011, Pages 1931-1935

  Salehi, Mostafa E ^a   Samadi, Mehrzad ^a   Najibi, Mehrdad ^b   Afzali Kusha, Ali ^a   Pedram, Masoud ^c   Fakhraie, Sied Mehdi ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

^b AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

^c University of Southern California ^*  (United States)

Author keywords

Dynamic frequency scheduling; dynamic power management; dynamic voltage scheduling (DVS)

Indexed keywords

ADAPTIVE METHODS; ADAPTIVE UPDATE; DYNAMIC FREQUENCY; DYNAMIC POWER MANAGEMENT; DYNAMIC VOLTAGE; DYNAMIC VOLTAGE SCHEDULING (DVS); EMBEDDED PROCESSORS; FREQUENCY SCHEDULING; OPTIMAL FREQUENCY; POWER SAVINGS; REAL APPLICATIONS; SOFT REAL TIME; VOLTAGE SCHEDULING;

ENERGY UTILIZATION; MICROPROCESSOR CHIPS; OPTIMIZATION; VOLTAGE STABILIZING CIRCUITS;

SCHEDULING;

EID: 80051786242     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2010.2057520     Document Type: Article

References (26)

1. B. C. Mochocki, X. S. Hu, and G. Quan, "A unified approach to variable voltage scheduling for nonideal DVS processors," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23, no. 9, pp. 1370-1377, Sep. 2004.
2. S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "A self-tuning DVS processor using delay-error detection and correction," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 792-804, Apr. 2006.
3. K. Choi, R. Soma, and M. Pedram, "Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 1, pp. 18-28, Jan. 2005. (Pubitemid 40086145)
4. T. Burd, T. Pering, T. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 294-295, Feb. 2000. (Pubitemid 32864150)
5. K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, K. I. Ishii, T. Y. Nguyen, and J. L. Burns, "A 32-bit powerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, Nov. 2002. (Pubitemid 35432164)
6. K. Flautner, D. Flynn, D. Roberts, and D. I. Patel, "IEM926: An energy efficient SoC with dynamic voltage scaling," in Proc. Des., Autom. Test Euro., Feb. 2004, pp. 324-329.
7. J. R. Lorch and A. J. Smith, "PACE: A new approach to dynamic voltage scaling," IEEE Trans. Comput., vol. 53, no. 7, pp. 856-869, Jul. 2004.
8. M. Marinoni and G. Buttazzo, "Elastic DVS management in processors with discrete voltage/frequency modes," IEEE Trans. Ind. Inform., vol. 3, no. 1, pp. 51-56, Feb. 2007.
9. S. Liu, Q. Qiu, and Q. Wu, "Energy aware dynamic voltage and frequency selection for real-time systems with energy harvesting," in Proc. Des., Autom. Test Euro., 2008, pp. 236-241.
10. J. Seo, T. Kim, and J. Lee, "Optimal intratask dynamic Voltage-Scaling technique and its practical extensions," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 25, no. 1, pp. 47-57, Jan. 2006. (Pubitemid 43146098)
11. Z. Lu, Y. Zhang, M. Stan, J. Lach, and K. Skadron, "Procrastinating voltage scheduling with discrete frequency sets," in Proc. Des., Autom. Test Euro., 2006, pp. 456-461.
12. A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B. M. Al Hashimi, "Quasistatic voltage scaling for energy minimization with time constraints," in Proc. Des. Autom. Test Euro., 2005, pp. 514-519.
13. J. Wegener and F. Mueller, "A comparison of static analysis and evolutionary testing for the verification of timing constraints," Real-Time Syst., vol. 21, no. 3, pp. 241-268, Nov. 2001. (Pubitemid 32886810)
14. M. Elgebaly and M. Sachdev, "Variation-Aware adaptive voltage scaling system," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 5, pp. 560-571, May 2007. (Pubitemid 46853323)
15. S. Chandra, K. Lahiri, A. Raghunathan, and S. Dey, "Variation- tolerant dynamic power management at the system-level," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 9, pp. 1220-1232, Sep. 2009.
16. M. Nakai, S. Akui, K. Seno, T. Meguro, T. Seki, T. Kondo, A. Hashiguchi, H. Kawahara, K. Kumano, and M. Shimura, "Dynamic voltage and frequency management for a Low-Power embedded microprocessor," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 28-35, Jan. 2005.
17. S. Herbert and D. Marculescu, "Analysis of dynamic voltage/frequency scaling in chip-multiprocessors," in Proc. Low Power Electron. Des., Aug. 2007, pp. 38-43. (Pubitemid 350239900)
18. J. Rabaey, Low-Power Design Essentials. New York: Springer, 2009.
19. Q. Wu, P. Juang, M. Martonosi, and D. W. Clark, "Formal online methods for voltage/frequency control in multiple clock domain microprocessors," in Proc. ASPLOS-XI, Oct. 2004, pp. 248-259.
20. P. Choudhary and D. Marculescu, "Power management of voltage/frequency Island-based systems using hardware-based methods," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 3, pp. 427-438, Mar. 2009.
21. M. Najibi, M. E. Salehi, A. Afzali Kusha, M. Pedram, S. M. Fakhraie, and H. Pedram, "Dynamic voltage and frequency management based on variable update intervals for frequency setting," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Nov. 2006, pp. 775-760.
22. D. Burger and T. Austin, "The SimpleScalar tool set version 2.0," Comput. Arch. News, vol. 25, no. 3, pp. 13-25, Jun. 1997.
23. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for Architectural-Level power analysis and optimizations," in Proc. ISCA, Jun. 2000, pp. 83-94.
24. M. E. Salehi and S. M. Fakhraie, "Quantitative analysis of Packet-Processing applications regarding architectural guidelines for Network- Processing-Engine development," J. Syst. Arch., vol. 55, no. 7-9, pp. 373-386, Jul.-Sep. 2009.
25. R. Ramaswamy, N. Weng, and T. Wolf, "Analysis of network processing workloads," J. Syst. Arch., vol. 55, no. 10-12, pp. 421-433, Oct.-Dec. 2009.
26. J. L. Hennessy and D. A. Patterson, Computer Organization and Design: The Hardware/Software Interface, 3rd ed. Burlington, MA: Morgan Kaufmann, 2005.