Power management of voltage/frequency island-based systems using hardware-based methods

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 17, Issue 3, 2009, Pages 427-438

  Choudhary, Puru ^a   Marculescu, Diana ^b  

^a MARVELL SEMICONDUCTOR INC   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Dynamic voltage and frequency scaling (DVFS); Globally asynchronous locally synchronous (GALS); Power management; Voltage frequency islands (VFIs)

Indexed keywords

CLOCKS; DESIGN; ELECTRIC POWER MEASUREMENT; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; ENERGY MANAGEMENT; FAULT TOLERANCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUITS; MULTIPROCESSING SYSTEMS; QUALITY ASSURANCE;

CLOCK SPEED; DESIGN STYLES; DYNAMIC VOLTAGE AND FREQUENCY SCALING (DVFS); EFFICIENT POWER; FIELD-PROGRAMMABLE GATE ARRAYS; GENERAL-PURPOSE COMPUTING; GLOBAL CLOCKS; GLOBAL INTERCONNECTS; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS (GALS); GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS DESIGNS; HARDWARE-BASED APPROACHES; LOW-POWER CONSUMPTION; MULTI PROCESSOR SYSTEMS; MULTIPLE CLOCK DOMAINS; PERFORMANCE CONSTRAINTS; POWER CONSUMPTION; POWER MANAGEMENT; POWER REQUIREMENTS; TECHNOLOGY NODES; VOLTAGE-FREQUENCY ISLANDS (VFIS);

VOLTAGE CONTROL;

EID: 63149104692     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2005309     Document Type: Article

References (20)

1. G. Semeraro, G. Magklis, R. Balasubramonian, D. Albonesi, S. Dwarkadas, and M. L. Scott, "Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling," in Proc. Int. Symp. High Perform. Comput. Arch. (HPCA), Feb. 2002, p. 29.
2. A. Iyer and D. Marculescu, "Power efficiency of multiple clock, multiple voltage cores," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. (ICCAD), San Jose, CA, Nov. 2002, pp. 379-386.
3. E. Talpes and D. Marculescu, "A critical analysis of application-adaptive multiple clock processors," in Proc. ACM/IEEE Int. Symp. Low Power Electron. Des. (ISLPED), Seoul, Korea, Aug. 2003, pp. 278-281.
4. Q. Wu, P. Juang, M. Martonosi, and D. W. Clark, "Formal online methods for voltage/frequency control in multiple clock domain microprocessors," in Proc. Int. Conf. Arch. Support Program. Lang. Operat. Syst., 2004, pp. 248-259.
5. Xilinx, San Jose, CA, "Microblaze Processor," 2007. [Online]. Available: http://www.xilinx.com/ipcenter/processor-central/microblaze/ architecture.htm
6. A. Maxiaguine, S. Chakraborty, and L. Thiele, "DVS for buffer-constrained architectures with predictable qos-energy tradeoffs," in Proc. 3rd IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codes. Syst. Synth. (CODES + ISSS), 2005, pp. 111-116.
7. A. Agiwal and M. Singh, "An architecture and wrapper synthesis for multi-clock latency-insensitive systems," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. (ICCAD), Nov. 2005, pp. 1006-1013.
8. R. Rao, S. Vrudhula, and N. Chang, "Battery optimization vs. energy optimization: Which to choose and when," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. (ICCAD), Nov. 2005, pp. 439-445.
9. K. Niyogi and D. Marculescu, "Speed and voltage selection for gals systems based on voltage/frequency islands," in Proc. ACM/IEEE Asian-South Pac. Des. Autom. Conf. (ASPDAC), Jan. 2005, pp. 292-297.
10. IBM, Armonk, NY, "IBM Blue Logic CU-08 Voltage Islands," 2007. [Online]. Available: http://www.ibm.com/chips/products/asics/products/v-island. html
11. L. Nielson, C. Niessen, J. Sparso, and K. Berkel, "Low-power operation using self timed circuits and adaptive scaling of the supply voltage," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 2, no. 4, pp. 391-397, Dec. 1994.
12. J. Muttersbach, T. Villiger, and W. Fichtner, "Practical design of globally asynchronous locally synchronous systems," in Proc. Int. Symp. Adv. Res. Asynchronous Circuits Syst. (ASYNC), Apr. 2000, p. 52.
13. T. Chelcea and S. Nowick, "A low latency fifo for mixed-clock systems," in Proc. IEEE Comput. Soc. Workshop VLSI, Apr. 2000, p. 119.
14. A. Dasdan, "Rate analysis of embedded systems," Ph.D. dissertation, Dept. Comput. Sci., Univ. Illinois at Urbana Champagne, Urbana Champagne, 1998.
15. J. Butts and G. Sohi, "A static power model for architects," in Proc. Int. Symp. Microarch., Dec. 2000, pp. 191-201.
16. C. Hu, Devices and Technology Impact on Low Power Electronics, Low Power Design Methodolgies. Norwell, MA: Kluwer, 1996.
17. Northwestern University, Evanston, IL, "Embedded systems synthesis benchmarks suite (e3s)," 2007. [Online]. Available: http://www.ece. northwestern.edu/~dickrp/e3s/
18. Xilinx, San Jose, CA, "Picoblaze Processor," 2007. [Online]. Available: http://www.xilinx.com/bvdocs/userguides/ug129.pdf
19. Xilinx, San Jose, CA, "Platform studio documentation," 2007. [Online]. Available: http://www.xilinx.com/ise/embedded/edk-docs.htm
20. Xilinx, San Jose, CA, "Fast simplex link bus," 2007. [Online]. Available: http://www.xilinx.com/bvdocs/ipcenter/data-sheet/FSL-V20.pdf