Procrastinating voltage scheduling with discrete frequency sets

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Lu, Zhijian ^a   Zhang, Yan ^a   Stan, Mircea ^a   Lach, John ^a   Skadron, Kevin ^a  

^a University of Virginia   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DISCRETE FREQUENCY SETS; FREQUENCY SCHEDULING; STATISTICAL WORKLOAD INFORMATION; VOLTAGE SCHEDULING;

COMPUTER SIMULATION; ELECTRIC FREQUENCY CONTROL; ENERGY CONSERVATION; OPTIMAL SYSTEMS; REAL TIME SYSTEMS; SCHEDULING;

VOLTAGE CONTROL;

EID: 34047171401     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. A. Andrei, M. T. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi. Overhead-conscious voltage selection for dynamic and leakage power reduction of time-constraint systems. In Proc. of Design, Automation and Test Europe Conference (DATE2004), 2004.
2. F. Gruian. Hard real-time scheduling for low-energy using stochastic data and dvs processors. In Proceedings of International Symposium on Low Power Electronics and Design 2001 (ISLPED'01), August 2001.
3. C. Im and S. Ha. Dynamic voltage scheduling with buffers in low- power multimedia applications. ACM Transactions on Embedded Computing Systems (TECS), 3(4):686-705, November 2004.
4. R. Jejurikar and R. Gupta. Procrastination scheduling in fixed priority real-time systems. In Proc. of the 2004 ACM conference on Languages, compilers, and tools for embedded systems (LCTES'04), June 2004.
5. J. R. Lorch and A. J. Smith. PACE: A new approach to dynamic voltage scaling. IEEE Tran, on Computers, 53(7):856-869, July 2004.
6. Z. Lu, J. Lach, M. Stan, and K. Skadron. Reducing multimedia decode power using feedback control. In Proc. of International Conference on Computer Design, pages 489-96, October 2003.
7. B. Mochocki, X. Hu, and G. Quan. A unified approach to variable voltage scheduling for nonideal dvs processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(9): 1370- 1377, September 2004.
8. R. Rao and S. Vrudhula. Energy optimal speed control of devices with discrete speed sets. In Proc. of the 42nd annual conference on Design automation, June 2005.
9. T. Sakurai and A. Newton. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid-State Circuits, 25(2):584-594, April 1990.
10. V. Swaminathan and K. Chakrabarty. Network flow techniques for dynamic voltage scaling in hard real-time systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23:1385-1398, October 2004.
11. R. Xu, C. Xi, R. Melhem, and D. Moss. Practical pace for embedded systems. In Proc. of the 4th ACM International Conference on Embedded Software(EMSOFT '04), 2004.
12. W. Yuan and K. Nahrstedt. Energy-efficient soft real-time CPU scheduling for mobile multimedia systems. In Proc. of the 19th ACM Symposium on Operating Systems Principles (SOSP'03), October 2003.
13. Y. Zhang, Z. Lu, J. Lach, K. Skadron, and M. R. Stan. Optimal procrastinating voltage scheduling for hard real-time systems. In Proc. of the 42nd annual conference on Design automation, June 2005.