Dynamic voltage and frequency management based on variable update intervals for frequency setting

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 755-760

  Najibi, M ^a   Salehi, M ^b   Kusha, A Afzali ^b   Pedram, M ^c   Fakhraie, S M ^b   Pedram, H ^a  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

^b UNIVERSITY OF TEHRAN   (Iran)

^c UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Dynamic voltage scaling; Power management; Update intervals

Indexed keywords

ADAPTIVE METHODS; ADAPTIVE UPDATE; COMPUTER-AIDED DESIGN; DYNAMIC VOLTAGES; ENERGY CONSUMPTION; FREQUENCY SETTING; INTERNATIONAL CONFERENCES; OPTIMAL FREQUENCIES; POWER NETWORKS; POWER SAVINGS; SOFT REAL TIME; UPDATE RATES; VOLTAGE FLUCTUATIONS; VOLTAGE SCHEDULING;

DESIGN; ENERGY CONSERVATION; ENERGY POLICY;

MICROPROCESSOR CHIPS;

EID: 46149105937     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320116     Document Type: Conference Paper

References (9)

1. B. C. Mochocki, X. S. Hu, and G. Quan, "A Unified approach to variable voltage scheduling for nonideal DVS processors," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 9, Sept. 2004, pp. 1370-1377.
2. T. D. Burd, R. W. Brodersen. "Design issues for dynamic voltage scaling," Proc. 2000 Int'l Symp. Low Power Electronics and Design, July 2000, pp. 9-14.
3. T. Burd, T. Pering, et al., "A Dynamic voltage scaled microprocessor system," IEEE Journal of Solid-State Circuits, vol. 35, no. 11, Feb. 2000, pp.294-295.
4. K. Nowka, G. D. Carpenter, et al., "A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32-bit PowerPC processor," in IEEE Int. Solid-State Circuits Conf. Feb. 2002, pp. 340-341.
5. K. J. Nowka, G. D. Carpenter, et al., "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, Nov. 2002, pp. 1441-1447.
6. K. Flautner, D. Flynn, et al., "IEM926: an energy efficient SoC with dynamic voltage scaling," Proceedings of the Design, Automation and Test in Europe Conference and Exhibition Designers' Forum, Feb. 2004, pp. 324-329.
7. M. Elgehaly, A. Fahim, et al., "Robust and efficient dynamic voltage scaling architecture," IEEE International System on Chip Conference, Sep 2003, pp. 155-158.
8. J.R. Lorch, A.J. Smith, "PACE: A new approach to dynamic voltage scaling," IEEE Transactions on Computers, vol. 53, no. 7, July 2004, pp. 856-869.
9. M. Nakai, S. Akui, et al., "Dynamic voltage and frequency management for a low-power embedded microprocessor," IEEE Journal of Solid-State Circuits, vol. 40, no. 1, Jan. 2005, pp 28-35.