Quantitative analysis of packet-processing applications regarding architectural guidelines for network-processing-engine development

Journal of Systems Architecture

Volumn 55, Issue 7-9, 2009, Pages 373-386

  Salehi, Mostafa E ^a   Fakhraie, Sied Mehdi ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Application specific processor; Architectural guideline; Benchmark profiling; Packet processing; Packet processing engine

Indexed keywords

APPLICATION-SPECIFIC PROCESSOR; ARCHITECTURAL GUIDELINE; BENCHMARK PROFILING; PACKET-PROCESSING; PACKET-PROCESSING ENGINE;

BENCHMARKING; ENGINES; NETWORK PROTOCOLS; SYSTEMS ANALYSIS;

PACKET NETWORKS;

EID: 70349314318     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2009.07.001     Document Type: Article

References (31)

1. J. Mudigonda, H. M. Vin, R. Yavatkar, Overcoming the memory wall in packet processing: hammers or ladders? in: Proceedings of the Symposium on Architecture for Networking and Communications Systems, October 2005, pp. 1-10.
2. Allen J., Bass B., et al. IBM PowerNP network processor: hardware, software, and applications. IBM Journal of Research and Development 47 2/3 (2003) 177-194
3. Freescale Semiconductor, Inc. Motorola C-5 Network Processor Data Sheet, Silicon Revision B0. Available form: .
4. Intel Corporation. IXP1250 Network Processor Datasheet, Available from: .
5. Niemann J.C., Puttmann C., et al. Resource efficiency of the GigaNetIC chip multiprocessor architecture. Journal of Systems Architecture 53 (2007) 285-299
6. Vlachosa K., Orphanoudakis T., et al. Design and performance evaluation of a programmable packet processing engine (PPE) suitable for high-speed network processors units. Microprocessors and Microsystems 31 3 (2007) 188-199
7. R. Ohlendorf, A. Herkersdorf, T. Wild, FlexPath NP - A network processor concept with application-driven flexible processing paths, in: Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, (CODES+ISSS), September 2005, pp. 279-284.
8. Ohlendorf R., Wild T., Meitinger M., Rauchfuss H., and Herkersdorf A. Simulated and measured performance evaluation of RISC-based SoC platforms in network processing applications. Journal of Systems Architecture 53 (2007) 703-718
9. Okuno M., Nishimura S., Ishida S., and Nishi H. Cache-Based network processor architecture: evaluation with real network traffic. IEICE Transactions on Electron E89-C 11 (2006) 1620-1628
10. Burger D., and Austin T. The SimpleScalar tool set version 2.0. Computer Architecture News 25 3 (1997) 13-25
11. R. Ramaswamy, Ning Weng, T. Wolf, Analysis of network processing workloads, in: Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, pp. 226-235.
12. IETF. Available from: .
13. T. Wolf, M.A. Franklin, CommBench - a telecommunications benchmark for network processors, in: Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2000, pp. 154-162.
14. G. Memik, W.H. Mangione-Smith, W. Hu, Net-Bench: a benchmarking suite for network processors, in: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, November 2001, pp. 39-42.
15. B.K. Lee, L.K. John, NpBench: A benchmark suite for control plane and data plane applications for network processors, in: Proceedings of IEEE International Conference on Computer Design (ICCD 03), October 2003, pp. 226-233.
16. R. Ramaswamy, T. Wolf, PacketBench: A tool for workload characterization of network processing, in: Proceedings of the IEEE International Workshop on Workload Characterization, October 2003, pp. 42-50.
17. M. Tsai, C. Kulkarni, C. Sauer, N. Shah, K. Keutzer, A benchmarking methodology for network processors, in: First Workshop on Network Processors, February 2002.
18. Kohler E., Morris R., Chen B., Jannotti J., and Kaashoek M. The click modular router. ACM Transactions on Computer Systems 18 3 (2000) 263-297
19. TCPDUMP Repository. Available from: .
20. National Laboratory for Applied Network Research - Passive Measurement and Analysis. Passive Measurement and Analysis. Available from: .
21. J.L. Hennessy, D.A. Patterson, Computer organization and design: the hardware/software interface, The Morgan Kaufmann Series in Computer Architecture and Design, third ed., Elsevier Inc., 2005.
22. SimpleScalar LLC. Available from: .
23. Lam S.K., and Srikanthan T. Rapid design of area-efficient custom instructions for reconfigurable embedded processing. Journal of System Architecture 55 (2009) 1-14
24. Clark N.T., Zhong H., and Mahlke S.A. Automated custom instruction generation for domain-specific processor acceleration. IEEE Transaction on Computers 54 10 (2005) 1258-1270
25. M. Grünewald, D. Khoi Le, U. Kastens, J. Niemann, M. Porrmann, U. Rückert, A. Slowik, M. Thies, Network application driven instruction set extensions for embedded processing clusters, in: International Conference on Parallel Computing in Electrical Engineering, September 2004, pp. 209-214.
26. Haiyong Xie, Li Zhao, Laxmi Bhuyan, Architectural analysis and instruction set optimization for design of network protocol processors, in: Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, October 2003, pp. 225-230.
27. Intel® IXP2800 and IXP2850 Network Processors Available from: .
28. Wolf T., and Franklin M.A. Performance models for network processor design. IEEE Transaction on Parallel and Distributed Systems 17 6 (2006) 548-561
29. M.E. Salehi, R. Rafati, F. Baharvand, S.M. Fakhraie, A quantitative study on layer-2 packet processing on a general purpose processor, in: Proceedings of the International Conference on Microelectronic (ICM), December 2006, pp. 218-221.
30. J.L. Hennessy, D.A. Patterson, Computer architecture: a quantitative approach, The Morgan Kaufmann Series in Computer Architecture and Design, fourth ed., Elsevier Inc., 2007.
31. ARM Processor Instruction Set Architecture. Available from: .