A unified approach to variable voltage scheduling for nonideal DVS processors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 9, 2004, Pages 1370-1377

  Mochocki, Bren C ^a   Hu, Xiaobo Sharon ^a   Quan, Gang ^b  

^a UNIVERSITY OF NOTRE DAME   (United States)

^b University of South Carolina   (United States)

Author keywords

Embedded systems; Low power design; Power minimization; Scheduling; Simulation

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; FREQUENCIES; PROGRAM PROCESSORS; REAL TIME SYSTEMS; SCHEDULING; VOLTAGE CONTROL;

DYNAMIC VOLTAGE SCALING (DVS); LOW-POWER DESIGN; POWER MINIMIZATION; VOLTAGE SCHEDULING;

EMBEDDED SYSTEMS;

EID: 4444333357     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.833602     Document Type: Article

References (32)

1. "The Intsl Xscale Microarchitecture," Intel Corporation. Tech. Rep., 2000.
2. "Mobile AMD Athlon 4 processor model 6 CPGA data sheet rev:e," Advanced Micro Devices, Tech. Rep. 24319, Nov. 2001.
3. M. Fleischmann, "Longrun power management: Dynamic power management for Crusoe processors," Advanced Micro Devices, Tech. Rep. 24319, Jan. 2001.
4. T. D. Burd and R. W. Brodersen, "Design issues for dynamic voltage scaling," in Proc. Int. Symp. Low-Power Electron. Design, July 2000, pp. 9-14.
5. J. Pouwelse, K. Langendoen, and H. Sips, "Dynamic voltage scaling on a low-power microprocessor," in Proc. 7th Annu. Int. Conf. Mobile Comput. Networking, July 2001, pp. 251-259.
6. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," J. ACM, vol. 20, no. 1, pp. 46-61, Jan. 1973.
7. J. W. S. Liu, Real-Time Systems. Englewood Cliffs, NJ: Prentice Hall, 2000.
8. W. Kim, J. Kim, and S. L. Min, "Dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysis," in Proc. Design, Automation, Test Eur. Conf. Exhibit., Mar. 2002, pp. 788-794.
9. T. Okuma, T. Ishihara, and H. Yasuura, "Software energy reduction techniques for variable-voltage processors," Design Test Comput., vol. 18, no. 2, pp. 31-41, 2001.
10. G. Quan and X. S. Hu, "Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors," in Proc. Design Automation Conf., June 2001, pp. 828-833.
11. D. Shin, S. Lee, and J. Kim, "Intra-task voltage scheduling for low-energy hard real-time applications," Design Test Comput., vol. 18, no. 2, pp. 20-30, 2001.
12. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced cpu energy," in Proc. 36th Annu. Symp. Foundations Comput. Sci., Oct. 1995, pp. 374-382.
13. H.-S. Yun and J. Kim, "On energy-optimal voltage scheduling for fixepriority hard real-time systems," ACM Trans. Embedded Comput. Syst., vol. 2, no. 3, pp. 393-430, 2003.
14. H. Aydin, R. Melhem, D. Mossé, and P. Mejia-Alvarez, "Power-aware scheduling for periodic real-time tasks," IEEE Trans. Comput., vol. 53, pp. 584-600, May 2003.
15. V. Swaminathan and K. Chakrabarty, "Generalized network flow techniques for dynamic voltage scaling in hard real-time systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 2003, pp. 21-25.
16. L. H. Chandrasena, P. Chandrasena, and M. Liebelt, "An energy efficient rate selection algorithm for voltage quantized dynamic voltage scaling," in Proc. 14th Int. Symp. Syst. Synthesis, 2001, pp. 124-129.
17. S. Lee and T. Sakurai, "Run-time voltage hopping for low-power real-time systems," in Proc. 37th Design Automation Conf., June 2000, pp. 806-809.
18. W.-C. Kwon and T. Kim, "Optimal voltage allocation techniques for dynamically variable voltage processors," in Proc. Design Automation Conf., New York, June 2003, pp. 125-130.
19. S. Saewong and R. Rajkumar, "Practical voltage-scaling for fixed-priority RT systems," in Proc. 9th IEEE Real-Time Embedded Technol. Applicat. Symp., May 2003, pp. 106-114.
20. A. Manzak and C. Chakrabarti, "Variable voltage task scheduling algorithms for minimizing energy," in Proc. Int. Symp. Low-Power Electron. Design, Aug. 2001, pp. 9-14.
21. I. Hong, G. Qu, M Potkonjak, and M. B. Srivastava, "Synthesis techniques for low-power hard real-time systems on variable voltage processors," in Proc. 19th Real-Time Syst. Symp., Dec. 1998, pp. 178-187.
22. N. AbouGhazaleh, D. Mossé, B. Childers, R. Melhem, and M. Craven, "Collaborative operating system and compiler power management for real-time applications," in Proc. 9th IEEE Real-Time Embedded Technol. Applicat. Symp., May 2003, pp. 133-141.
23. C.-H. Hsu and U. Kremer, "The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction," in Proc. ACM SIGPLAN Conf. Program. Lang. Design Implement., June 2003, pp. 38-48.
24. Y. Zhang and K. Chakrabarty, "Task feasibility analysis and dynamic voltage scaling in fault-tolerant real-time embedded systems," in Proc. Design, Automation, Test Eur. Conf. Exhibit., vol. 2, 2004, pp. 21170-21175.
25. A. Chandrakasan, S. Sheng, and R. W. Brodersen, Low-Power Digital CMOS Design. Norwell, MA: Kluwer, 1996.
26. Technology Roadmap for Semiconductors (2003;. Available: http://public.itrs.net/ [Online]
27. Compaq IPAQ h3600 hardware design specification - Version 0.2f Available: http://www.handhelds.org/Compaq/iPAQH3600/iPAQH3600.html [Online]
28. B. C. Mochocki, "Voltage scheduling techniques for dynamic voltage scaling processors with practical limitations," M.S. thesis, Univ. Notre Dame, Notre Dame, IN, 2004.
29. T. Ishihara and H. Yasurra, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. Int. Symp. Low-Power Electron. Design, Aug. 1998, pp. 197-202.
30. T. D. Burd, "Energy-efficient processor system design," Ph.D. dissertation, Univ. California. Berkeley, 2001.
31. N. Kim, M. Ryu, S. Hong, M. Saksena, C. H. Choi, and H. Shin, "Visual assessment of a real-time system design: A case study on a CNC controller," in Proc. 17th Real-Time Syst. Symp., Dec. 1996, pp. 300-310.
32. C. D. Locke, D. R. Vogel, and T. J. Mesler, "Building a predictable avionics platform in ADA: A case study," in Proc. 12th Real-Time Syst. Symp., Dec. 1991, pp. 181-189.