Hybrid checkpointing using emerging nonvolatile memories for future exascale systems

Transactions on Architecture and Code Optimization

Volumn 8, Issue 2, 2011, Pages

  Dong, Xiangyu ^a   Xie, Yuan ^a   Muralimanohar, Naveen ^b   Norman, P ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Background checkpoint; Checkpoint; Checkpoint prototype; Exascale; Hybrid checkpoint; In disk checkpoint; In memory checkpoint; Incremental checkpoint; Optimum checkpoint model; Petascale; Phase change memory

Indexed keywords

BACKGROUND CHECKPOINT; CHECKPOINT; CHECKPOINT PROTOTYPE; EXASCALE; HYBRID CHECKPOINT; IN-DISK CHECKPOINT; IN-MEMORY CHECKPOINT; INCREMENTAL CHECKPOINT; OPTIMUM CHECKPOINT MODEL; PETASCALE; PHASE CHANGES;

HARD DISK STORAGE; PARALLEL PROCESSING SYSTEMS; PHASE CHANGE MEMORY;

RANDOM ACCESS STORAGE;

EID: 79960768327     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1970386.1970387     Document Type: Article

References (39)

1. ADIGA, N., ALMASI, G., ALMASI, G., ARIDOR, Y., BARIK, R., ET AL. 2002. An overview of the BlueGene/L supercomputer. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis. 60-71.
2. BEDESCHI, F., FACKENTHAL, R., RESTA, C., DONZE, E. M., JAGASIVAMANI, M., ET AL. 2009. A bipolar-selected phase change memory featuring multi-level cell storage. IEEE J. Solid-State Circ. 44, 1, 217-227.
3. BORKAR, S. Y. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25, 6, 10-16.
4. BRONEVETSKY, G.,MARQUES, D. J., PINGALI, K. K., ET AL. 2008. Compiler-Enhanced incremental checkpointing for OpenMP applications. In Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. 275-276.
5. BRONEVETSKY, G. AND MOODY, A. 2009. Scalable I/O systems via node-local storage: Approaching 1 TB/sec file I/O. Tech. rep. LLNL-TR-415791, Lawrence Livermore National Laboratory.
6. CAPPELLO, F. 2009. Fault tolerance in petascale/exascale systems: Current knowledge, challenges and research opportunities. Int. J. High Perform. Comput. Appl. 23, 3, 212-226.
7. CHANDY, K. M. AND LAMPORT, L. 1985. Distributed snapshots: Determining global states of distributed systems. ACM Trans. Comput. Syst. 3, 1, 63-75. (Pubitemid 15597765)
8. CHIUEH, T.-C. AND DENG, P. 1996. Evaluation of checkpoint mechanisms for massively parallel machines. In Proceedings of the 26th Annual Symposium on Fault Tolerant Computing. 370-379.
9. DALY, J. T. 2006. A higher order estimate of the optimum checkpoint interval for restart dumps. Future Gener. Comput. Syst. 22, 3, 303-312. (Pubitemid 41689812)
10. DONG, X., JOUPPI, N., AND XIE, Y. 2009a. PCRAMsim: System-level performance, energy, and area modeling for phase-change RAM. In Proceedings of the International Conference on Computer-Aided Design. 269-275.
11. DONG, X.,MURALIMANOHAR, N., JOUPPI, N.,KAUFMANN, R., AND XIE, Y. 2009b. Leveraging 3DPCRAMtechnologies to reduce checkpoint overhead for future exascale systems. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis. 1-12.
12. DUELL, J.,HARGROVE, P., AND ROMAN, E. 2002. The design and implementation of Berkeley Lab's Linux checkpoint/ restart. Tech. rep. LBNL-54941, Lawrence Berkeley National Laboratory.
13. ELNOZAHY, E. N., ALVISI, L.,WANG, Y.-M., AND JOHNSON, D. B. 2002. A survey of rollback-recovery protocols in message-passing systems. ACM Comput. Surv. 34, 3, 375-408.
14. GRIDER, G., LONCARIC, J., AND LIMPART, D. 2007. Roadrunner system management report. Tech. rep. LA-UR- 07-7405, Los Alamos National Laboratory.
15. HANZAWA, S., KITAI, N., OSADA, K., ET AL. 2007. A 512kb embedded phase change memory with 416kb/s write throughput at 100μa cell write current. In Proceedings of the IEEE International Solid-State Circuits Conference. 474-616.
16. HUANG, W., SANKARANARAYANAN, K., SKADRON, K., ET AL. 2008. Accurate, pre-RTL temperature-aware design using a parameterized, geometric thermal model. IEEE Trans. Comput. 57, 9, 1277-1288.
17. INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS. Process integration, devices, and structures 2007 edition. http://www.itrs.net/.
18. KASH, J. 2009. Photonics in supercomputing: The road to exascale. In Integrated Photonics and Nanophotonics Research and Applications. Optical Society of America, IMA1.
19. LOS ALAMOS NATIONAL LABORATORY. 2009. Reliability data sets. http://institutes.lanl.gov/data/fdata/.
20. MEISNER, D.,GOLD, B. T., ANDWENISCH, T. F. 2009. PowerNap: Eliminating server idle power. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems. 205-216.
21. MICHALAK, S. E., HARRIS, K. W., HENGARTNER, N. W., ET AL. 2005. Predicting the number of fatal soft errors in Los Alamos National Laboratory's ASCI Q supercomputer. IEEE Trans. Device Mater. Reliab. 5, 3, 329-335. (Pubitemid 43003054)
22. NAKSINEHABOON, N., LIU, Y., LEANGSUKSUN, C., NASSAR, R., PAUN, M., AND SCOTT, S. L. 2008. Reliability-Aware approach: An incremental checkpoint/restartmodel in hpc environments. In Proceedings of the 8th IEEE International Symposium on Cluster Computing and the Grid. 783-788.
23. NASA. 2009. Nas parallel benchmarks. http://www.nas.nasa.gov/Resources/ Software/npb.html.
24. OLDFIELD, R. A.,ARUNAGIRI, S.,TELLER, P. J., ET AL. 2007. Modeling the impact of checkpoints on next-generation systems. In Proceedings of the 24th IEEE Conference on Mass Storage Systems and Technologies. 30-46.
25. OLINER, A., RUDOLPH, L., AND SAHOO, R. 2006. Cooperative checkpointing theory. In Proceedings of the 20th International Parallel and Distributed Processing Symposium. 14-23.
26. PELLIZZER, F., PIROVANO, A.,OTTOGALLI, F., ET AL. 2004. Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications. In Proceedings of the IEEE Symposium on VLSI Technology. 18-19.
27. PIROVANO, A., LACAITA, A. L., BENVENUTI, A., ET AL. 2003. Scaling analysis of phase-change memory technology. In Proceedings of the IEEE International Electron Devices Meeting. 29.6.1-29.6.4.
28. PLANK, J. S.,CHEN, Y., LI, K.,BECK, M., AND KINGSLEY, G. 1999. Memory exclusion: Optimizing the performance of checkpointing systems. Softw. Pract. Exper. 29, 2, 125-142.
29. PLANK, J. S., LI, K., AND PUENING, M. A. 1998. Diskless checkpointing. IEEE Trans. Parall. Distrib. Syst. 9, 10, 972-986. (Pubitemid 128747893)
30. REED, D. 2004. High-end computing: The challenge of scale. In Director's Colloquium.
31. SANCHO, J. C., PETRINI, F., JOHNSON, G., AND FRACHTENBERG, E. 2004. On the feasibility of incremental checkpointing for scientific computing. In Proceedings of the 18th International Parallel and Distributed Processing Symposium. 58-67.
32. SILVA, L. M. AND SILVA, J. G. 1998. An experimental study about diskless checkpointing. In Proceedings of the 24th Conference on EUROMICRO. Vol. 1. 395-402.
33. SOBE, P. 2003. Stable checkpointing in distributed systems without shared disks. In Proceedings of the 17th International Parallel and Distributed Processing Symposium. 214-223.
34. VANTREASE, D., SCHREIBER, R.,MONCHIERO, M., ET AL. 2008. Corona: System implications of emerging nanophotonic technology. In Proceedings of the 35th International Symposium on Computer Architecture. 153-164.
35. WONGCHAOWART, B., ISKANDER, M., AND CHO, S. 2010. A content-aware block placement algorithm for reducing PRAM storage bit writes. In Proceedings of the 26th IEEE Symposium on Mass Storage Systems and Technologies. 1-11.
36. XIE, Y., LOH, G. H., BLACK, B., AND BERNSTEIN, K. 2006. Design space exploration for 3D architectures. ACM J. Emerg. Technol. Comput. Syst. 2, 2, 65-103. (Pubitemid 44157546)
37. YOUNG, J. W. 1974. A first order approximation to the optimal checkpoint interval. Comm. ACM 17, 530-531.
38. ZHANG, Y.,KIM, S.-B., MCVITTIE, J. P., ET AL. 2007. An integrated phase change memory cell with Ge nanowire diode for cross-point memory. In Proceedings of the IEEE Symposium on VLSI Technology. 98-99.
39. ZHOU, P., ZHAO, B., YANG, J., AND ZHANG, Y. 2009. A durable and energy efficient main memory using phase change memory technology. In Proceedings of the International Symposium on Computer Architecture. 14-23.