A content-aware block placement algorithm for reducing PRAM storage bit writes

2010 IEEE 26th Symposium on Mass Storage Systems and Technologies, MSST2010

Volumn , Issue , 2010, Pages

  Wongchaowart, Brian ^a   Iskander, Marian K ^a   Cho, Sangyeun ^a  

^a University of Pittsburgh   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRYPTOGRAPHY; FLASH MEMORY; PHASE CHANGE MEMORY;

BLOCK PLACEMENT; CONTENT-AWARE; CONTENT-BASED; CURRENT VALUES; EVALUATION RESULTS; INDIVIDUAL CELLS; PHASE-CHANGE RANDOM ACCESS MEMORY; STORAGE-CLASS MEMORY;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 77957824556     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MSST.2010.5496996     Document Type: Conference Paper

References (11)

1. R. F. Freitas and W. W. Wilcke, "Storage-class memory: The next storage system technology," IBM Journal of Research and Development, vol. 52, no. 4/5, pp. 439-447, 2008.
2. S. Raoux et al., "Phase-change random access memory: A scalable technology," IBM Journal of Research and Development, vol. 52, no. 4/5, pp. 465-479, 2008.
3. B.-D. Yang, J.-E. Lee, J.-S. Kim, J. Cho, S.-Y. Lee, and B.-G. Yu, "A low power phase-change random access memory using a data-comparison write scheme," in Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007), 2007, pp. 3014-3017.
4. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09), 2009, pp. 14-23.
5. D. Bailey et al., "The NAS parallel benchmarks," NASA RNR Technical Report RNR-94-007, Mar. 1994.
6. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable DRAM alternative," in Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09), 2009, pp. 2-13.
7. Micron Technology, "NAND flash 101: An introduction to NAND flash and how to design it in to your next product," Micron Technical Note TN-29-19, Nov. 2006.
8. C. A. Waldspurger, "Memory resource management in VMware ESX server," in Proceedings of the Fifth Symposium on Operating Systems Design and Implementation (OSDI'02), 2002, pp. 181-194.
9. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology," in Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09), 2009, pp. 24-33.
10. S. Cho and H. Lee, "Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance," in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'09), 2009, pp. 347-357.
11. M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali, "Enhancing lifetime and security of PCM-based main memory with Start- Gap wear leveling," in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'09), 2009, pp. 14-23.